

1 Startup

The photo below shows the output voltage startup waveform after the application of 9V in. The 35V output was loaded to 0A. (10V/DIV, 50mS/DIV)


se 🏌 Trigger 🖃 Display 🦸	" Cursors 🗌 Measure 📾 Ma	th 🗠 Analysis 🕺 Utilities	O Support	
	-			
• • (a - a) (a) (a - a) (a - a)	· · · · · ·	· · · · · · ·	• • • • •	(a e) (a e)
	h hundren and have been a second and have bee			
	M I'			
•			50.0 ms/div	Stop 5.6 V

The photo below shows the output voltage startup waveform after the application of 16V in. The 35V output was loaded to 0A. (10V/DIV, 50mS/DIV)






The photo below shows the output voltage startup waveform after the application of 9V in. The 35V output was loaded to 5.72A (200W). (10V/DIV, 50mS/DIV)




The photo below shows the output voltage startup waveform after the application of 16V in. The 35V output was loaded to 5.72A (200W). (10V/DIV, 50mS/DIV)







2 Efficiency

The converter efficiency is shown below.













3 Output Ripple Voltage

The 35V output ripple voltage (AC coupled) is shown in the figure below. The image was taken with the output loaded to 5.72A (200W). The input voltage is set to 9V. (200mV/DIV, 2uS/DIV)




The 35V output ripple voltage (AC coupled) is shown in the figure below. The image was taken with the output loaded to 5.72A (200W). The input voltage is set to 12V. (200mV/DIV, 2uS/DIV)



6/28/2017 PMP20093 REVC Test Results




The 35V output ripple voltage (AC coupled) is shown in the figure below. The image was taken with the output loaded to 5.72A (200W). The input voltage is set to 16V. (200mV/DIV, 2uS/DIV)






4 Load Transients

The photo below shows the 35V output voltage (ac coupled) when the load current is stepped between 2A and 5.72A. Vin = 12V. (200mV/DIV, 2A/DIV, 200uS/DIV)




The photo below shows the 35V output voltage (ac coupled) when the load current is stepped between 0A and 5.72A. Vin = 12V. (200mV/DIV, 2A/DIV, 200uS/DIV)





5 Switch Node Waveforms

The photo below shows the FET switching voltage for an input voltage of 9V and a 0A load. (10V/DIV, 2uS/DIV)



The photo below shows the FET switching voltage for an input voltage of 9V and a 5.72A load. (10V/DIV, 2uS/DIV)


	-		-		
 <u>1</u> .	 <u>}</u>		<u> </u>		<u> </u>
			-		
 <u> </u>				 <u> </u>	++
 		()	1		
	a 1 a 1				
			ţ		
			+		



The photo below shows the FET switching voltage for an input voltage of 16V and a 0A load. (10V/DIV, 2uS/DIV)

																						1	\wedge	Eve	EDYNE rywhere	LECF youlo	RO) bok
].			-		1	10 12	<u>}</u>		-		1. 1.	ł		.	7		. 1	 		ľ			1			
	1												ļ														
													-														
	4																										
	2	e e	12	a 10	98 - 18	10. JK	10 X		80 BC	-	× 5		-	10 K	(a) (a)		e 18	-0 (a	18 R	193	•	•2		×	× •	8 98	2
													ļ														
1	1	vL[DC/ 10.0 V/ .00 V c	/div										-										2.00	µs/di	s Trigg v Stop s Edge	2	C1 20 0Si


The photo below shows the FET switching voltage for an input voltage of 16V and a 5.72A load. (10V/DIV, 2uS/DIV)





6 Loop Gain

The plot below shows the loop gain with the input voltage set to 9V and 16V for an output load of 5.72A (200W).






7 Photo

The photo below shows the PMP20093 REVC assembly.









8 Thermal Image

A thermal image is shown below operating at 12V input and 35V@2A (70W) output at room temp and no airflow.



A thermal image is shown below operating at 12V input and 35V@5.72A (200W) output at room temp and no airflow.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated