

Sample &

Buy





SLLSEE8B-SEPTEMBER 2013-REVISED SEPTEMBER 2014

Support &

Community

## SN65LVDS822 Flatlink<sup>™</sup> LVDS Receiver

Technical

Documents

### 1 Features

- 4:27 LVDS-to-CMOS Deserializer
- Pixel Clock Range of 4 MHz to 54 MHz, for Resolutions of 160 × 120 to 1024 × 600
- Special 2:27 Mode With 14x Sampling Allows
  Using Just Two Data Lanes
- Very Low EMI With 3-Way Selectable CMOS Slew Rate
- Supports Single 3.3-V Power Supply; V<sub>DDIO</sub> Allows 1.8 V to 3.3 V for Flexible Panel Support
- Clock Output is Rising or Falling Edge
- Bus-Swap Feature for Flexible PCB Layout
- Integrated Switchable Input Termination
- All Input Pins are Failsafe; ±3 kV HBM ESD Protection
- 7-mm x 7-mm 48-Pin VQFN With 0.5-mm Pitch
- Compatible With TIA/EIA-644-A Transmitters

### 2 Applications

- Printers
- Appliances With an LCD
- Digital Cameras

### 3 Description

Tools &

Software

The SN65LVDS822 is an advanced FlatLink™ lowvoltage differential signal (LVDS) receiver designed on a modern CMOS process. The device has several unique features, including three selectable CMOS output slew rates, CMOS output voltage support of 1.8 V to 3.3 V, a pinout swap option, integrated differential termination (configurable), an automatic low-power mode, and deserialization modes of 4:27 and 2:27. The device is compatible with TI FlatLink™ SN75LVDS83B. transmitters such as the SN65LVDS93A, standard industry LVDS and transmitters that comply with TIA/EIA 644-A.

The SN65LVDS822 features an automatic low-power Standby Mode, activated when the LVDS clock is disabled. The device enters an even lower-power Shutdown Mode with a low voltage applied to pin SHTDN#.


The SN65LVDS822 is packaged in a 48-pin 7-mm x 7-mm Plastic Quad Flatpack No-Lead (QFN) with a 0.5-mm pin pitch, and operates through an industrial ambient temperature range of  $-40^{\circ}$ C to 85°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN65LVDS822	VQFN (48)	7.00 mm x 7.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.





SLLSEE8B-SEPTEMBER 2013-REVISED SEPTEMBER 2014

SN65LVDS822

1	Fea	tures	1
2	Арр	blications	1
3	Des	cription	1
4	Rev	ision History	2
5		cription (Continued)	
6	Pin	Configuration and Functions	4
7	Spe	cifications	7
	7.1		
	7.2	Handling Ratings	7
	7.3	Recommended Operating Conditions	8
	7.4	Thermal Information	9
	7.5	DC Electrical Characteristics	10
	7.6	Power Supply Characteristics	10
	7.7	Switching Characteristics	11
	7.8	Typical Characteristics	16
8	Para	ameter Measurement Information	17
	8.1	Test Patterns	17

# 4 Revision History

9

Changes from Revision A (October 2013) to Revision B

Detailed Description ...... 19

Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device
 Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout
 section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information
 section

# Table of Contents

	9.1	Overview 19
	9.2	Functional Block Diagram 19
	9.3	Feature Description
	9.4	Device Functional Modes 21
10	Арр	lication and Implementation
	10.1	Application Information 22
	10.2	Typical Application 24
11	Pow	ver Supply Recommendations
	11.1	Decoupling Capacitor Recommendations 26
12	Lay	out
	12.1	Layout Guidelines 26
	12.2	Layout Example 27
13	Dev	ice and Documentation Support
	13.1	Trademarks 28
	13.2	Electrostatic Discharge Caution 28
	13.3	Glossary
14		hanical, Packaging, and Orderable
	Info	mation 28

2

XAS

#### Page




### **5** Description (Continued)

A clock frequency range of 4 MHz to 54 MHz is supported in the standard 7x mode, which is to be used with LVDS data rates of 28 Mbps to 378 Mbps. The 14x mode supports 4 MHz to 27 MHz, for LVDS data rates of 56Mbps to 378 Mbps. The LVDS clock frequency always matches the CMOS output clock frequency. DC common mode voltage is monitored on clock line for normal operation. The device is designed to support resolutions as low as 1/16th VGA (160 × 120), and as high as 1024 × 600, with 60 frames per second and 24-bit color.

The SN65LVDS822 features an automatic low-power standby mode, activated when the LVDS clock is disabled. The device enters an even lower-power shutdown mode with a low voltage applied to pin SHTDN#. In both low-power modes, all CMOS outputs drive low. All input pins have fail-safe protection that prevents damage from occurring before power supply voltages are high and stable.

The SN65LVDS822 is packaged in a 48-pin 7-mm x 7-mm Plastic Quad Flatpack No-Lead (QFN) with a 0.5-mm pin pitch, and operates through an industrial ambient temperature range of -40°C to 85°C.

### 6 Pin Configuration and Functions





#### RGZ PACKAGE (TOP VIEW) SWAP Pin = High CLKOUT SHTDN# SWAP V<sub>DDIO</sub> D21 V<sub>DD</sub> D5 ñ 4 22 8 Б 48 43 40 39 38 37 47 46 45 44 42 41 D22 36 MODE14 1 2 35 SLEW D6 D7 3 34 A3P 33 D8 4 A3N 32 5 D9 CLKP 31 6 CLKN V<sub>DDIO</sub> GND 7 30 A2P D10 29 8 A2N D11 28 D23 9 A1P 27 10 D24 A1N 26 D12 11 A0P 12 25 D13 A0N 18 22 23 24 13 14 15 16 17 19 20 21 CLKPOL D20 D15 D16 V<sub>DDIO</sub> D25 D26 D18 D19 V<sub>DD</sub> D14 D17

#### SN65LVDS822 SLLSEE8B-SEPTEMBER 2013-REVISED SEPTEMBER 2014

Texas Instruments

www.ti.com
------------

	Pin Functions					
	PIN	I/O	DESCRIPTION			
NAME	NO.	10	DESCRIPTION			
A0P, A0N	26, 25		LVDS Data Lane 0			
A1P, A1N	28, 27		LVDS Data Lane 1			
A2P, A2N	30, 29	LVDS Input	LVDS Data Lane 2			
A3P, A3N	34, 33		LVDS Data Lane 3			
CLKP, CLKN	32, 31		LVDS Clock			
	(SWAP = L / H)					
D0	22 / 38					
D1	21 / 39					
D2	20 / 40					
D3	19 / 42					
D4	18 / 46					
D5	16 / 47					
D6	13 / 2					
D7	12 / 3					
D8	11 / 4					
D9	10 / 5					
D10	9 / 7					
D11	8 / 8	Ť				
D12	4 / 11	CMOS Output				
D13	3 / 12	CMOS Output	Data bus output			
D14	2 / 13	*				
D15	1 / 14	*				
D16	48 / 15	Ť				
D17	47 / 16					
D18	40 / 20	•				
D19	39 / 21	•				
D20	38 / 22	<b>†</b>				
D21	15 / 48	1				
D22	14 / 1	1				
D23	7/9	1				
D24	5 / 10	1				
D25	46 / 18					
D26	42 / 19	+				
CLKOUT	41	1	Clock output for the data bus			



SN65LVDS822 SLLSEE8B – SEPTEMBER 2013 – REVISED SEPTEMBER 2014

#### www.ti.com

#### Pin Functions (continued)

	PIN	1/0	DESCRIPTION		
NAME	NO.	10	DESCRIPTION		
			Selects the CMOS output pinout, and also controls differential input termination.		
SWAP	45		Low – Default pinout, R <sub>ID</sub> connected		
SWAF	45		Floating – Default pinout, R <sub>ID</sub> disconnected (requires external termination)		
			High – Swapped pinout, R <sub>ID</sub> connected		
MODE14 36			Sets the number of LVDS serial bits per lane per clock period.		
			Low – 7 bits (see Figure 16)		
			High – 14 bits; only lanes A0 and A2 are used (see Figure 17)		
		CMOS Input	CLKOUT polarity		
CLKPOL	23	CINOS Input	Low – D[26:0] is valid during the CLKOUT falling edge		
CLKPUL	Floating – Reserved; do not use	Floating – Reserved; do not use			
			High – D[26:0] is valid during the CLKOUT rising edge		
SHTDN#	37		Shutdown Mode; Active-Low		
SHTDN# 37			Sets the CMOS output slew rate		
SLEW 35			Low – Slowest rise/fall time		
SLEVV			Floating – Medium rise/fall time		
			High – Fastest rise/fall time		
VDD 24, 44 Main power supply; 3.3 V			Main power supply; 3.3 V		
VDDIO	6, 17, 43	Power Supply	y Power supply for CMOS outputs; 1.8 V to 3.3 V		
GND	Thermal Pad		Reference Ground		

### 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage rang			4	V
Voltage range at any input terminal	When $V_{DDIO} > 0 V$	-0.5	4	N
Voltage range at any output terminal	When $V_{DDIO} \leq 0 V$	-0.5	$V_{DDIO} + 0.7$	v
Maximum junction te	emperature, T <sub>J</sub>		125	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND terminals

#### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature range		-65	150	°C
V	Electrostatia discharge	Human body model <sup>(1)</sup> (all pins)	-3	3	N/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model <sup>(2)</sup> (all pins)	-1.5	1.5	v

(1) In accordance with JEDEC Standard 22, Test Method A114-B

(2) In accordance with JEDEC Standard 22, Test Method C101

SLLSEE8B-SEPTEMBER 2013-REVISED SEPTEMBER 2014



www.ti.com

### 7.3 Recommended Operating Conditions

		TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DD</sub>	Main power supply			3	3.3	3.6	V
V <sub>DDIO</sub>	Power supply for CMOS outputs			1.65		3.6	V
V	Power supply noise	$f_{NOISE} < 1 MHz$				100	mV
V <sub>NOISE</sub>	(peak-to-peak)	$f_{NOISE} > 1 MHz$				50	mv
T <sub>A</sub>	Operating free-air temperature			-40		85	°C
T <sub>C</sub>	Case temperature					98	°C
LVDS CI	LOCK (CLKP, CLKN)						
		MODE14 = Low		4		54	
f <sub>CLK</sub>	LVDS clock frequency	MODE14 = High		4		27	MHz
	Standby Mode					0.5	
		MODE14 = Low			57%		
t <sub>DC</sub>	LVDS clock duty cycle	MODE14 = High			50%		
LVDS IN	IPUTS (A0P, A0N, A1P, A1N, A2P, A	2N, A3P, A3N, CLKF	P, CLKN)				
V <sub>ID</sub>	Input differential voltage <sup>(1)</sup>	$ V_{AxP} - V_{AxN} $ and $ V_{AxP} - V_{AxN} $	/ <sub>CLKP</sub> -V <sub>CLKN</sub>	90		600	mV
$\Delta V_{\text{ID}}$	Input differential voltage variation between lanes			-10%		10%	
V <sub>CM</sub>	Input common mode voltage <sup>(1)</sup>			V <sub>ID</sub>  /2		2.4 -  V <sub>ID</sub>  /2	V
$\Delta V_{CM}$	Input common mode voltage variation between lanes			-100		100	mV
			$f_{CLK} = 4 \text{ MHz to } 14 \text{ MHz}$			3	
		MODE14 = Low	f <sub>CLK</sub> = 14 MHz to 22 MHz			2	
		MODE14 = LOW	f <sub>CLK</sub> = 22 MHz to 30 MHz			1.5	
	1 $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$		f <sub>CLK</sub> = 30 MHz to 54 MHz			1	
t <sub>R/F(VID)</sub>	LVDS $V_{ID}$ rise/fall time <sup>(2)</sup>		f <sub>CLK</sub> = 4 MHz to 7 MHz			3	ns
			f <sub>CLK</sub> = 7 MHz to 11 MHz			2	
		MODE14 = High	f <sub>CLK</sub> = 11 MHz to 15 MHz			1.5	
			f <sub>CLK</sub> = 15 MHz to 27 MHz			1	
CMOS O	OUTPUTS (D[26:0], CLKOUT)						
CL	Capacitive load on the outputs				10		pF

(1) (2) See Figure 1. See Figure 6. Defined from 20% to 80% of the differential voltage transition. Faster edge rates are generally preferred, as they provide more timing margin.



### 7.4 Thermal Information

		SN65LVDS822	
	THERMAL METRIC <sup>(1)</sup>	RGZ	UNIT
		48 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	30.1	
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance <sup>(3)</sup>	18.1	
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	6.9	8CAN
Ψ <sub>JT</sub>	Junction-to-top characterization parameter <sup>(5)</sup>	0.2	°C/W
ΨJB	Junction-to-board characterization parameter <sup>(6)</sup>	6.9	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	0.7	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

SLLSEE8B-SEPTEMBER 2013-REVISED SEPTEMBER 2014

#### 7.5 DC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
LVDS	INPUTS (A0P, A0N, A1P, A1N, A2P, A2N, A3P, A	3N, CLKP, CLKN)				
R <sub>ID</sub>	Differential input termination resistance <sup>(1)</sup>	SWAP = Low or High	80		132	Ω
C <sub>ID</sub>	Differential input capacitance	Measured across differential pairs		1		pF
R <sub>PU</sub>	Pull-up resistor for standby detection	Measured from each input to VDD	90			kΩ
I <sub>1</sub>	Input leakage current	$V_{DD}$ = 3.6 V; $R_{ID}$ disconnected; One P/N terminal is swept from 0 V to 2.4 V while the other is 1.2 V			70	μA
СМОЗ	SINPUTS (SWAP, MODE14, CLKPOL, SHTDN#, S	SLEW)				
C <sub>IN</sub>	Input capacitance for CMOS inputs			2		pF
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -18 mA	-1.2			V
V <sub>IH</sub>	High-level input voltage		0.8 x V <sub>DD</sub>			V
V <sub>IL</sub>	Low-level input voltage				0.2 x V <sub>DD</sub>	V
3-STA	TE CMOS INPUTS (SWAP, CLKPOL, SLEW)					
V <sub>F</sub>	Floating voltage	V <sub>IN</sub> = High impedance		V <sub>DD</sub> /2		V
I <sub>IH</sub>	High-level input current (through pull-down)	V <sub>IN</sub> = 3.6 V			36	μA
I <sub>IL</sub>	Low-level input current (through pull-up)	$V_{IN} = GND, V_{DD} = 3.6 V$	-36			μA
2-STA	TE CMOS INPUTS (MODE14, SHTDN#)					
I <sub>IH</sub>	High-level input current (through pull-down)	V <sub>IN</sub> = 3.6 V			20	μA
I⊫	Low-level input current	V <sub>IN</sub> = GND	0			μA
смоз	SOUTPUTS (D[26:0], CLKOUT)					
		SLEW = Low; I <sub>OH</sub> = -250 μA	0.8 x V <sub>DDIO</sub>		V <sub>DDIO</sub>	
V <sub>OH</sub>	High-level output voltage	SLEW = Floating; $I_{OH}$ = -500 µA	0.8 x V <sub>DDIO</sub>		V <sub>DDIO</sub>	V
		SLEW = High; I <sub>OH</sub> = -1.33 mA	0.8 x V <sub>DDIO</sub>		V <sub>DDIO</sub>	
		SLEW = Low; $I_{OL}$ = 250 $\mu$ A	0		0.5	
V <sub>OL</sub>	Low-level output voltage	SLEW = Floating; $I_{OL}$ = 500 $\mu$ A	0		0.5	V
		SLEW = High; I <sub>OL</sub> = 1.33 mA	0		0.5	

(1) When  $V_{DD} = 0$  V, the connection of  $R_{ID}$  is unknown.

### 7.6 Power Supply Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS <sup>(1)(2)</sup>		TYP	MAX <sup>(1)</sup>	UNIT
			tputs terminated with 10 pF; = 3.3 V, $V_{DDIO}$ = 1.8 V	SLEW = Low; f <sub>CLK</sub> = 10 MHz	24.6		mA
				SLEW = Low; f <sub>CLK</sub> = 10 MHz	25.7		
		Grayscale pattern; ou MODE14 = Low, V <sub>DD</sub>	Itputs terminated with 10pF;	SLEW = Float; f <sub>CLK</sub> = 20 MHz	30.9		mA
I <sub>DD</sub>	Total average supply current of $V_{\text{DD}}$ and $V_{\text{DDIO}}$			SLEW = High; f <sub>CLK</sub> = 54 MHz	51.5		
		1010 pattern; outputs terminated with 10 pF; MODE14 = Low, $V_{DD} = V_{DDIO} = 3.6 V$		SLEW = Float; f <sub>CLK</sub> = 20 MHz	48.2	59	mA
				SLEW = High; f <sub>CLK</sub> = 54 MHz	101.7	124	
		inputs he	LVDS inputs are open; CMOS		4	7	mA
			inputs held static; Outputs terminated with 10 pF	$V_{CM-CLKP/N} > 0.95 \times V_{DD}$	75	130	
	Shutdown			SHTDN# = Low	4	20	μA
	Dower Dissipation	$MODE14 = Low, V_{DD}$	ttputs terminated with 10 pF; = 3.3 V, $V_{DDIO}$ = 1.8 V	SLEW = Low; f <sub>CLK</sub> = 10 MHz	83		
PD	Power Dissipation	1010 pattern; outputs MODE14 = Low, V <sub>DD</sub>	terminated with 10 pF; = $V_{DDIO} = 3.6 V$	SLEW = High; f <sub>CLK</sub> = 54 MHz	366	446	mW

(1) Grayscale and 1010 test patterns are described by Figure 5 to Figure 6 and Table 1 to Table 2.

(2) Standby Mode can be entered in two ways: f<sub>CLK</sub> = zero to 500 kHz, or a high V<sub>CM</sub> on the LVDS clock. If the LVDS transmitter device disables its clock driver to a high-impedance state, the SN65LVDS822's integrated R<sub>PU</sub> will pull V<sub>CM</sub> high for the lower-power Standby state.

#### 7.7 Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
INPUT TO	O OUTPUT RESPONSE TIM	ΛE					
t <sub>PD</sub>	Propagation delay of data	Measured from CLK input to C	CLKOUT		2.4/f <sub>CLK</sub>		S
t <sub>PWRUP</sub>	Enable time, exiting Shutdown	From Shutdown Mode, time fro to valid output data (see Figur				2	ms
t <sub>WAKE</sub>	Enable time, exiting Standby	From Standby Mode, time from switching to valid output data	n when CLK input starts			2	ms
t <sub>PWRDN</sub>	Disable time, entering Shutdown	From Active Mode, time from suntil all outputs are static-Low	SHTDN# pulled Low			11	μs
t <sub>STANDBY</sub>	Disable time, entering Standby	From Active Mode, time from all outputs are static-Low	CLK input stopping until			3	μs
f <sub>BW</sub>	PLL bandwidth <sup>(1)</sup>	Tested from CLK input to CLK	OUT		6% x f <sub>CLK</sub>		Hz
LVDS IN	PUTS (A0P, A0N, A1P, A1N	N, A2P, A2N, A3P, A3N, CLKP,	CLKN)				
Receiver input skew			MODE14 = Low	1/(14 x f <sub>CLK</sub> ) – 620E-12			
t <sub>RSKM</sub>	margin <sup>(2) (3) (4)</sup>		MODE14 = High	1/(28 x f <sub>CLK</sub> ) – 620E-12			S
t <sub>SU1</sub>	LVDS data setup time required before internal clock edge	$t_{\text{R/F(VID)}} = 600 \text{ ps}$ V <sub>ID</sub> = 90 mV See Figure 2				620	ps
t <sub>H1</sub>	LVDS data hold time required after internal clock edge					620	ps
CMOS O	UTPUTS (D[26:0], CLKOUT	Γ)					
			CLKPOL = Low		43%		
t <sub>DCYC</sub>	Duty cycle of CLKOUT	MODE14 = Low	CLKPOL = High		57%		
		MODE14 = High			50%		
			SLEW = Low	10	15	20	
t <sub>R/F</sub>	CMOS output rise and fall time (20% to 80%)		SLEW = Floating	5	7.5	10	ns
			SLEW = High	1.3	2.1	3	
			SLEW = Low	0.38/f <sub>CLK</sub> – 2.2E-9			
		MODE14 = Low; $C_L = 10 \text{ pF}$	SLEW = Floating	0.38/f <sub>CLK</sub> – 1.2E-9			
t	Setup time available for the downstream		SLEW = High	0.38/f <sub>CLK</sub> – 0.7E-9			s
t <sub>SU2</sub>	receiver <sup>(5)</sup>		SLEW = Low	0.45/f <sub>CLK</sub> – 2.5E-9			5
		MODE14 = High; $C_L$ = 10 pF	SLEW = Floating	0.45/f <sub>CLK</sub> – 1.5E-9			
			SLEW = High	0.45/f <sub>CLK</sub> – 1E-9			
			SLEW = Low	0.52/f <sub>CLK</sub> – 18.2E-9			
		MODE14 = Low; $C_L = 10 \text{ pF}$	SLEW = Floating	0.52/f <sub>CLK</sub> – 9.2E-9			
tua	Hold time available for the downstream		SLEW = High	0.52/f <sub>CLK</sub> – 3.7E-9			s
t <sub>H2</sub>	receiver <sup>(5)</sup>		SLEW = Low	0.45/f <sub>CLK</sub> – 18.5E-9			3
		MODE14 = High; $C_L = 10 \text{ pF}$	SLEW = Floating	0.45/f <sub>CLK</sub> – 9.5E-9			
			SLEW = High	0.45/f <sub>CLK</sub> – 4E-9			


(1) The PLL bandwidth describes the typical highest modulation frequency that can be tracked. If the LVDS transmitter device generates a spread spectrum, the LVDS clock and data must stay synchronized throughout modulation. The SN65LVDS822 will track and pass through modulation, and the downstream CMOS receiver must be able to track it.


(2) Receiver Input Skew Margin (t<sub>RSKM</sub>) is the timing margin available for transmitter output pulse position (t<sub>PPOS</sub>), interconnect skew, and interconnect inter-symbol interference. t<sub>RSKM</sub> represents the reminder of the serial bit time not taken up by the receiver strobe uncertainty. The t<sub>RSKM</sub> assumes a bit error rate better than 10<sup>-12</sup>.

(3) t<sub>RSKM</sub> is indirectly proportional to: internal setup and hold time uncertainty, ISI, duty cycle distortion from the front end receiver, skew mismatch between LVDS clock and data, and PLL cycle-to-cycle jitter.


(4) LVDS input timing defined here is based on a simulated statistical analysis across process, voltage, and temperature ranges.


(5) See Figure 3 and Figure 4.






















SLLSEE8B-SEPTEMBER 2013-REVISED SEPTEMBER 2014




Figure 5. Time to Exit Shutdown Mode




Figure 6. LVDS Rise/Fall Time (Differential Voltage)


SN65LVDS822 SLLSEE8B-SEPTEMBER 2013-REVISED SEPTEMBER 2014

www.ti.com

**INSTRUMENTS** 

Texas

### 7.8 Typical Characteristics





#### 8 Parameter Measurement Information





Figure 9. CMOS Output Test Circuit

#### 8.1 Test Patterns



D24-26

Figure 10. Grayscale Pattern (CLKPOL = Low); Used for Typical Power Data

Word	D[26:0]
1	0x7000000
2	0x7080808
3	0x7040404
4	0x70C0C0C
5	0x7020202
6	0x70A0A0A
7	0x7060606
8	0x70E0E0E
9	0x7010101
10	0x7090909
11	0x7050505
12	0x70D0D0D
13	0x7030303
14	0x70B0B0B
15	0x7070707
16	0x70F0F0F

#### Table 1. Grayscale Pattern Data; Repeats Every 16 Words

TEXAS INSTRUMENTS

#### SN65LVDS822

SLLSEE8B-SEPTEMBER 2013-REVISED SEPTEMBER 2014

www.ti.com

CLKOUT		
Even Dx		
Odd Dx		

Figure 11. 1010 Pattern (CLKPOL = Low); Used for Maximum Power Data

	1010 Pattern Data; ts Every 2 Words
Word	D[26:0]

Word	D[26:0]
1	0x2AAAAAA
2	0x5555555




### 9 Detailed Description

#### 9.1 Overview

The SN65LVDS822 implements five low-voltage differential signal (LVDS) line receivers: 4 data lanes and 1 clock lane. The clock is internally multiplied by 7 or 14 (depending on pin MODE14), and used for sampling LVDS data. The device operates in either 4-lane 7x mode, or 2-lane 14x mode. Each input lane contains a shift register that converts serial data to parallel. 27 total bits per clock period are deserialized and presented on the CMOS output bus, along with a clock that uses either rising- or falling-edge alignment.

#### 9.2 Functional Block Diagram



**ISTRUMENTS** 


FXAS

#### 9.3 Feature Description

#### 9.3.1 Unused LVDS Data Lanes

When MODE14 = Low and fewer than 4 data lanes are used, or when MODE14 = High and only 1 data lane is used, it's recommended that the unused lanes are biased with a constant differential voltage. This prevents high-frequency noise from toggling the unused receiver, which injects noise into the device. This is not a hard requirement, but it's standard best-practice, and the amount of noise varies system-to-system.

Two implementations are shown below, depending on whether the internal termination  $R_{ID}$  is connected. A reasonable choice for R1 and R2 is  $5k\Omega$ , which produce a nominal  $V_{ID}$  of 34 mV and 0.3 mA of static current. Smaller resistors increase  $V_{ID}$  and noise floor margin, as well as static current.






Figure 12. Bias When R<sub>ID</sub> is Connected

Figure 13. Bias When R<sub>ID</sub> is Disconnected

### 9.3.2 Tying CMOS Inputs With Resistors

The  $I_{IH}/I_{IL}$  specifications indicate that 2-state CMOS input pins have an internal pull-down that's a minimum size of 180 k $\Omega$ , and 3-state CMOS input pins have an internal pull-up and pull-down that are a minimum size of 100 k $\Omega$ .




Figure 14. 2-State CMOS Input




Figure 15. 3-State CMOS Input

CMOS inputs may be directly connected to  $V_{DD}$  or GND, or tied through a resistor. Using a resistor creates a voltage divider network, so it's important to use a small enough resistor to satisfy  $V_{IH}/V_{IL}$  at the pin, and to have voltage margin for system noise. When using a resistor, 5 k $\Omega$  or smaller is recommended. Of course, 3-state inputs may be left unconnected to select their floating pin state.



#### 9.4 Device Functional Modes

9.4.1 Active Modes

#### 9.4.1.1 4-Lanes 7-Bit Mode

Previous	← Current cycle →	-Next-
CLK		
	( D6 \ D5 \ D4 \ D3 \ D2 \ D1 \ D0 \	D6 X
A1 \ D8 \ D7	( D13 \ D12 \ D11 \ D10 \ D9 \ D8 \ D7 )	D13
A2 \ D15 \ D14	( D20 \ D19 \ D18 \ D17 \ D16 \ D15 \ D14 )	D20
A3 \ D22 \ D21	(RSV \ D26 \ D25 \ D24 \ D23 \ D22 \ D21 )	RSV

Figure 16. Data Bits Within the LVDS Stream (MODE14 = Low)

#### 9.4.1.2 2-Lanes 14-Bit Mode




Figure 17. Data Bits Within the LVDS Stream (MODE14 = High)

#### 9.4.2 Low-Power Modes

#### 9.4.2.1 Standby Mode

In order to decrease the power consumption, the SN65LVDS822 automatically enters to standby when the LVDS clock is inactive.

#### 9.4.2.2 Shutdown Mode

This is the lower-power mode, and the SN65LVDS822 enters to this mode only when the SHTDN# terminal is tied to low.

**NOTE** In both low-power modes, all CMOS outputs drive low. All input pins have failsafe protection that prevents damage from occurring before power supply voltages are high and stable.

NSTRUMENTS

EXAS

www.ti.com

### **10** Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### **10.1** Application Information

#### 10.1.1 Color Bit Mapping

The SN65LVDS822 is a simple deserializer that ignores bit representation in the LVDS stream. The CMOS output pin order was chosen so that if the color mapping within the LVDS stream matches the common VESA standard, the parallel output bus of red/green/blue fans out sequentially, which matches the order that many LCD panels require. Some LCD panels require a reversed order; for those, set pin "SWAP" high to reverse the output bus and simplify PCB routing. Figure 19 shows the application setup when SWAP is in different statuses.

Any color bit mapping is supported, by correctly connecting the output to the panel. However, bit "RSV" is ignored and unavailable for use.




Figure 18. Common VESA Color Bit Mapping



### **Application Information (continued)**

SWAP = Floating Need external terminators		HIGH	SWAP = Low and floating			
SWA Need ext	LVDS822	SWAP = HIGH	SWAP = I	Gra	aphic Controll	er
		38	22	24BIT	18BIT	12BIT
A	P D0	Ŷ		RED0	REDO	REDO
	D1	39	21	RED1	RED1	RED1
	D2	40	20	RED2	RED2	RED2
	D3 ·	42	19	RED3	RED3	RED3
	D4	46	18	RED4	RED4	NA
A1	P D5	47	16	P RED5	RED5	NA
ļĮ	D21	48	15	P RED6	NA	NA
	D22	1	14	P RED7	NA	NA
	OD6 /	2	13	GREENO	GREENO	GREENO
	D7	3	12	GREEN1	GREEN1	GREEN1
A		4	11	GREEN2	GREEN2	GREEN2
	D9	5	10	GREEN3	GREEN3	GREEN3
		7	9	GREEN4	GREEN4	RSD
	—	8	8			
	D11	9	7	GREENS	GREEN5	RSD
		10	5	GREEN6	NA	NA
	D24	11	4	GREEN7	NA	NA
	D12	12	3	BLUEO	BLUEO	BLUE0
	O D13 ·	ү 		BLUE1	BLUE1	BLUE1
	D14	13	2	BLUE2	BLUE2	BLUE2
	P D15	14	1	BLUE3	BLUE3	BLUE3
	D16	15	48	BLUE4	BLUE4	NA
CLK	ND17	16	47	BLUE5	BLUE5	NA
	 D25	18	46	BLUE6	NA	NA
	D26	19	42	BLUE7	NA	NA
	D18	20	40	H-SYNC	H-SYNC	H-SYNC
	D19	21	39	→ V-SYNC	V-SYNC	V-SYNC
	D20	22	38		DISPLAY ENABLE	
	CLKOUT	41	41	CLOCK	CLOCK	CLOCK

NOTE: NA – not applicable, these unused inputs should be left open

### Figure 19. Pin Assignments With SWAP

#### SN65LVDS822

SLLSEE8B-SEPTEMBER 2013-REVISED SEPTEMBER 2014

**INSTRUMENTS** 

FXAS

#### **10.2 Typical Application**




Figure 20. Typical Application

#### 10.2.1 Design Requirements

DESIGN PARAMETERS	VALUE			
VDD Main Power Supply	3 - 3.6 V			
VDDIO Power Supply for CMOS Outputs	1.65 - 3.6 V			
Input LVDS Clock Frequency	4 - 54 MHz			
RID Differential Input Termination Resistance	80 - 132 Ω			
LVDS Input Channels	2 or 4			
Output Load Capacitance	1 pF			

#### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Power Supply

The implementation operates from the power provided by two banana jack connectors (P1 and P3) common ground. The VDD pin (P1) is connected to the main power supply to the SN65LVDS822 device and must be 3.3 V ( $\pm$ 10%). The VDDIO pin (P3) is connected to the power supply of the SN65LVDS822 CMOS outputs and must be in the range of 1.8 to 3.3 V.

#### 10.2.2.2 CMOS Output Bus Connector

*Color Bit Mapping* shows the CMOS output and bit mapping. Because some LCD panels require a reversed order, the SN65LVDS822 device is capable of reversing the output bus and simplifying PCB routing. When the pin is tied to high, the CMOS outputs are in normal order, otherwise the CMOS outputs are in reverse order.

#### 10.2.2.3 Power-Up Sequence

The SN75LVDS822 does not require a specific power up sequence.

It is permitted to power up IOVCC while VCC remains powered down and connected to GND. The input level of the SHTDN during this time does not matter as only the input stage is powered up while all other device blocks are still powered down. It is also permitted to power up all 3.3V power domains while IOVCC is still powered down to GND. The device will not suffer damage. However, in this case, all the I/Os are detected as logic HIGH, regardless of their true input voltage level. Hence, connecting SHTDN to GND will still be interpreted as a logic HIGH; the LVDS output stage will turn on. The power consumption in this condition is significantly higher than standby mode, but still lower than normal mode. The user experience can be impacted by the way a system powers up and powers down an LCD screen. The following sequence is recommended:

Power up sequence (SN75LVDS83B SHTDN input initially low):

1. Ramp up LCD power and SN65LVDS822 (maybe 0.5ms to 10ms) but keep backlight turned off.



- 2. Wait for additional 0-200ms to ensure display noise won't occur.
- 3. Enable video source output; start sending black video data.
- 4. Toggle LVDS83B shutdown to SHTDN = VIH.
- 5. Toggle LVDS822 shutdown to SHTDN = VIH.
- Send > 1 ms of black video data; this allows the LVDS83B to be phase locked, and the display to show black data first.
- 7. Start sending true image data.
- 8. Enable backlight.

Power Down sequence (SN75LVDS83B SHTDN input initially high):

- 1. Disable LCD backlight; wait for the minimum time specified in the LCD data sheet for the backlight to go low.
- Video source output data switch from active video data to black image data (all visible pixel turn black); drive this for > 2 frame times.
- 3. Set SN75LVDS83B input SHTDN = GND; wait for 250 ns.
- 4. Set SN75LVDS822 input SHTDN = GND; wait for 250 ns.
- 5. Disable the video output of the video source.
- 6. Remove power from the LCD panel for lowest system power.

### 10.2.3 Application Curve




Figure 21. Total Current Consumption (VDD & VDDIO)



### **11 Power Supply Recommendations**

#### **11.1 Decoupling Capacitor Recommendations**

To minimize the power supply noise floor, provide good decoupling near the SN65LVDS822 power pins. It is recommended to place one 0.01-µF ceramic capacitor at each power pin, and two 0.1-µF ceramic capacitors on each power node. The distance between the SN65LVDS822 and capacitors should be minimized to reduce loop inductance and provide optimal noise filtering. Placing the capacitor underneath the SN65LVDS822 on the bottom of the PCB is often a good choice. A 100-pF ceramic capacitor can be put at each power pin to optimize the EMI performance.

### 12 Layout

#### 12.1 Layout Guidelines

Use 45 degree bends (chamfered corners), instead of right-angle (90°) bends. Right-angle bends increase the effective trace width, which changes the differential trace impedance creating large discontinuities. A 450 bends is seen as a smaller discontinuity.

Place passive components within the signal path, such as source-matching resistors or ac-coupling capacitors, next to each other. Routing as in case a) creates wider trace spacing than in b), the resulting discontinuity, however, is limited to a far narrower area.

When routing traces next to a via or between an array of vias, make sure that the via clearance section does not interrupt the path of the return current on the ground plane below.

Avoid metal layers and traces underneath or between the pads off the DisplayPort connectors for better impedance matching. Otherwise they will cause the differential impedance to drop below 75  $\Omega$  and fail the board during TDR testing.

Use solid power and ground planes for 100  $\Omega$  impedance control and minimum power noise.

For a multilayer PCB, it is recommended to keep one common GND layer underneath the device and connect all ground terminals directly to this plane. For 100  $\Omega$  differential impedance, use the smallest trace spacing possible, which is usually specified by the PCB vendor.

Keep the trace length as short as possible to minimize attenuation.

Place bulk capacitors (i.e. 10  $\mu$ F) close to power sources, such as voltage regulators or where the power is supplied to the PCB.



### 12.2 Layout Example




Figure 22. Layout Example




Figure 23. Footprint Example

## **13 Device and Documentation Support**

### 13.1 Trademarks

FlatLink is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVDS822RGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	LVDS822	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com

Texas Instruments

### **TAPE AND REEL INFORMATION**





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS822RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

25-Mar-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS822RGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0

## **RGZ 48**

7 x 7, 0.5 mm pitch

## **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




## **RGZ0048A**

## PACKAGE OUTLINE VQFN - 1 mm max height

VQ: IT I IIII IIIAX Holgit

PLASTIC QUADFLAT PACK- NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



## **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



## **RGZ0048A**

## **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated