CSD18542KCS 60V N-Channel NexFET™ Power MOSFET

1 Features

- Ultra-low Q_g and Q_{gd}
- Low thermal resistance
- Avalanche rated
- Logic level
- Pb free terminal plating
- RoHS compliant
- Halogen free
- TO-220 plastic package

2 Applications

- DC-DC conversion
- Secondary side synchronous rectifier
- Motor control

3 Description

This 60V, 3.3mΩ, TO-220 NexFET™ power MOSFET is designed to minimize losses in power conversion applications.



Product Summary

T_A = 25°C		TYPICAL VALUE		UNIT
V_{DS}	Drain-to-source voltage	60		V
Q_g	Gate charge total (10V)	44		nC
Q_{gd}	Gate charge gate-to-drain	6.9		nC
$R_{DS(on)}$	Drain-to-source on-resistance	V_{GS} = 4.5V	4.0	mΩ
		V_{GS} = 10V	3.3	mΩ
$V_{GS(th)}$	Threshold voltage	1.8		V

Ordering Information(1)

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD18542KCS	50	Tube	TO-220 Plastic Package	Tube

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T_A = 25°C		VALUE	UNIT
V_{DS}	Drain-to-source voltage	60	V
V_{GS}	Gate-to-source voltage	±20	V
I_D	Continuous drain current (package limited)	200	A
	Continuous drain current (silicon limited), T_C = 25°C	170	
	Continuous drain current (silicon limited), T_C = 100°C	120	
I_{DM}	Pulsed drain current (1)	400	A
P_D	Power dissipation	200	W
T_J, T_{stg}	Operating junction, Storage temperature	–55 to 175	°C
E_{AS}	Avalanche energy, single pulse I_D = 75A, L = 0.1mH, R_G = 25Ω	281	mJ

(1) Max $R_{\theta JC}$ = 0.6°C/W, pulse duration ≤100μs, duty cycle ≤1%



$R_{DS(on)}$ vs V_{GS}



Gate Charge

Table of Contents

4 Specifications

4.1 Electrical Characteristics

(T_A = 25°C unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
BV_{DSS}	Drain-to-source voltage	V_{GS} = 0V, I_D = 250μA	60			V
I_{DSS}	Drain-to-source leakage current	V_{GS} = 0V, V_{DS} = 48V			1	μA
I_{GSS}	Gate-to-source leakage current	V_{DS} = 0V, V_{GS} = 20V			100	nA
$V_{GS(th)}$	Gate-to-source threshold voltage	V_{DS} = V_{GS}, I_D = 250μA	1.5	1.8	2.2	V
$R_{DS(on)}$	Drain-to-source on-resistance	V_{GS} = 4.5V, I_D = 100A		4.0	5.1	mΩ
		V_{GS} = 10V, I_D = 100A		3.3	4.0	mΩ
g_{fs}	Transconductance	V_{DS} = 30V, I_D = 100A		198		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input capacitance	V_{GS} = 0V, V_{DS} = 30V, f = 1MHz		3900	5070	pF
C_{oss}	Output capacitance			570	740	pF
C_{rss}	Reverse transfer capacitance			11	14	pF
R_G	Series gate resistance			1.3	2.6	Ω
Q_g	Gate charge total (4.5V)	V_{DS} = 30V, I_D = 100A		21	27	nC
Q_g	Gate charge total (10V)			44	57	nC
Q_{gd}	Gate charge gate-to-drain			6.9		nC
Q_{gs}	Gate charge gate-to-source			10		nC
$Q_{g(th)}$	Gate charge at V_{th}			7.3		nC
Q_{oss}	Output charge	V_{DS} = 30V, V_{GS} = 0V		63		nC
$t_{d(on)}$	Turn on delay time	V_{DS} = 30V, V_{GS} = 10V, I_{DS} = 100A, R_G = 0Ω		6		ns
t_r	Rise time			5		ns
$t_{d(off)}$	Turn off delay time			18		ns
t_f	Fall time			21		ns
DIODE CHARACTERISTICS						
V_{SD}	Diode forward voltage	I_{SD} = 100A, V_{GS} = 0V		0.9	1.0	V
Q_{rr}	Reverse recovery charge	V_{DS}= 30V, I_F = 100A, di/dt = 300A/μs		148		nC
t_{rr}	Reverse recovery time			53		ns

4.2 Thermal Information

(T_A = 25°C unless otherwise stated)

THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{θJC}$	Junction-to-case thermal resistance			0.6	°C/W
$R_{θJA}$	Junction-to-ambient thermal resistance			62	°C/W

4.3 Typical MOSFET Characteristics

(T_A = 25°C unless otherwise stated)



Figure 4-1. Transient Thermal Impedance



Figure 4-2. Saturation Characteristics



V_{DS} = 5V

Figure 4-3. Transfer Characteristics



I_D = 100A V_{DS} = 30V

Figure 4-4. Gate Charge



Figure 4-5. Capacitance



I_D = 250μA

Figure 4-6. Threshold Voltage vs Temperature



Figure 4-7. On-State Resistance vs Gate-to-Source Voltage



I_D = 100A

Figure 4-8. Normalized On-State Resistance vs Temperature



Figure 4-9. Typical Diode Forward Voltage



Single Pulse, Max $R_{\theta JC}$ = 0.6°C/W

Figure 4-10. Maximum Safe Operating Area



Figure 4-11. Single Pulse Unclamped Inductive Switching



Figure 4-12. Maximum Drain Current vs Temperature

5 Device and Documentation Support

5.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

5.2 Documentation Support

5.2.1 Related Documentation

5.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

5.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

5.5 Trademarks

NexFET™ is a trademark of Texas Instruments.
TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

5.6 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

5.7 Glossary

TI Glossary	This glossary lists and explains terms, acronyms, and definitions.

6 Revision History

Changes from Revision * (June 2015) to Revision A (April 2024) **Page**

- Updated the numbering format for tables, figures, and cross-references throughout the document................. 1

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD18542KCS	ACTIVE	TO-220	KCS	3	50	RoHS-Exempt & Green	SN	N / A for Pkg Type	-55 to 175	CSD18542KCS	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CSD18542KCS	KCS	TO-220	3	50	532	34.1	700	9.6



4222214/B 08/2018

NOTES:

1. Dimensions are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration TO-220.



LAND PATTERN EXAMPLE
NON-SOLDER MASK DEFINED
SCALE:15X

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265