

Order

Now





SBOS463B - DECEMBER 2008 - REVISED FEBRUARY 2020

Support &

Community

20

OPA2333-Q1 Automotive, 1.8-V, Micropower, CMOS, Zero-Drift Operational Amplifier

Technical

Documents

Features 1

- AEC qualified for automotive applications – Temperature grade 1: –40°C to +125°C, T_▲
- Low offset voltage: 23 µV (Max)
- 0.01-Hz to 10-Hz noise: 1.1 μ V_{PP}
- Quiescent current: 17 µA
- Single-supply operation
- Supply voltage: 1.8 V to 5.5 V
- Rail-to-rail input/output
- Packages: 8-pin SOIC and VSSOP

2 Applications

- Pump
- Position sensor
- Vehicle occupant detection sensor
- Brake system
- Airbag

3 Description

Tools &

Software

The OPA2333-Q1 CMOS operational amplifiers use a proprietary autocalibration technique to simultaneously provide very low offset voltage (10 µV, max), and near-zero drift over time and temperature. These miniature high-precision low-quiescent-current amplifiers offer high-impedance inputs that have a common-mode range 100 mV beyond the rails and rail-to-rail output that swings within 50 mV of the rails. Single or dual supplies as low as 1.8 V (±0.9 V), and up to 5.5 V (±2.75 V) can be used. This device is optimized for low-voltage single-supply operation.

The OPA2333-Q1 offers excellent common-mode rejection ratio (CMRR) without the crossover associated with traditional complementary input stages. This design results in superior performance for driving analog-to-digital converters (ADCs) without degradation of differential linearity.


The OPA2333-Q1 is specified for operation from -40°C to +125°C.

Device Informatio

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
OPA2333-Q1	SOIC (8)	4.90 mm × 3.91 mm		
UFA2333-Q1	VSSOP (8)	3.00 mm × 3.00 mm		

(1) For all available packages, see the package option addendum at the end of the data sheet.







2

Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions
6	Spe	cifications
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics: $V_S = 1.8$ V to 5.5 V
	6.6	Typical Characteristics 6
7	Deta	ailed Description
	7.1	Overview
	7.2	Functional Block Diagram 9
	7.3	Feature Description9

8	Appl	ication and Implementation 10
	8.1	Application Information 10
	8.2	Typical Application 11
9	Pow	er Supply Recommendations 15
10	Layo	out
	10.1	Layout Guidelines 15
	10.2	Layout Example 15
11	Devi	ice and Documentation Support 16
	11.1	Documentation Support 16
	11.2	Receiving Notification of Documentation Updates 16
	11.3	Support Resources 16
	11.4	Trademarks 16
	11.5	Electrostatic Discharge Caution 16
	11.6	Glossary 16
12	Мес	hanical, Packaging, and Orderable
	Infor	mation 16

4 Revision History

CI	hanges from Revision A (June 2010) to Revision B	Page
•	Added Device Information table, Pin Functions table, ESD Ratings table, Recommended Operating Conditions table, Thermal Information table, Feature Description section, Device Functional Modes section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Changed input offset voltage (over full temp range) from 22 µV to 15 µV in Electrical Characteristics table	5
•	Added maximum value of 0.05 µV/°C to the V _{OS} drift parameter in the <i>Electrical Characteristics</i> table	5
•	Deleted Thermal resistance parameter from Electrical Characteristics table	5


www.ti.com

Page



OPA2333-Q1 SBOS463B – DECEMBER 2008 – REVISED FEBRUARY 2020

5 Pin Configuration and Functions



Pin Functions

	PIN	I/O	DESCRIPTION						
NO.	NAME	Į,	DESCRIPTION						
1	OUT A	0	nnel A output						
2	–IN A	Ι	Channel A inverting input						
3	+IN A	I	annel A noninverting input						
4	V–	_	gative (lowest) supply voltage						
5	+IN B	Ι	annel B noninverting input						
6	–IN B	Ι	Channel B inverting input						
7	OUT B	0	hannel B output						
8	V+	_	Positive (highest) supply voltage						

TEXAS INSTRUMENTS

www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage		7	V
VI	Input voltage, signal input pins ⁽²⁾	-0.3	(V+) + 0.3	V
	Output short-circuit ⁽³⁾	Continuc	ous	
T _A	Operating free-air temperature	-40	125	°C
TJ	Operating virtual-junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input terminals are diode clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails should be current limited to 10 mA or less.

(3) Short circuit to ground, one amplifier per package

6.2 ESD Ratings

			VALUE	UNIT
	Electrostatio discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD classification level 2	±2000	N/
V _(ESD)		Charged-device model (CDM), per AEC Q100-011 CDM ESD Classification Level C6	±1000	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Vs	Specified supply voltage	1.8	5.5	V
T _A	Specified free-air temperature	-40	125	°C

6.4 Thermal Information

		OPA2333-Q1			
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DGK (VSSOP)	UNIT	
		8 PINS	8 PINS		
$R_{ hetaJA}$	Junction-to-ambient thermal resistance	124.0	180.3	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	73.7	48.1	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	64.4	100.9	°C/W	
ΨJT	Junction-to-top characterization parameter	18.0	2.4	°C/W	
Ψ _{JB}	Junction-to-board characterization parameter	63.9	99.3	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics: $V_s = 1.8 V$ to 5.5 V

At $T_A = 25^{\circ}$ C, $R_L = 10 \text{ k}\Omega$ connected to $V_S/2$, $V_{CM} = V_S/2$, and $V_{OUT} = V_S/2$ (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET	VOLTAGE	· ·				
\ <i>\</i>		V _S = 5 V		2	10	μV
V _{OS}	Input offset voltage	$V_{\rm S} = 5 \text{ V}, \text{ T}_{\rm A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			15	μV
dV _{OS} /d _T	V _{OS} drift	$V_{\rm S} = 5 \text{ V}, \text{ T}_{\rm A} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		0.02	0.05	μV/°C
PSRR	Power-supply rejection ratio	$V_{S} = 1.8 V \text{ to } 5.5 V,$ $T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$		1	6	μV/V
	Long-term stability ⁽¹⁾			1 ⁽¹⁾		μV
	Channel separation, dc			0.1		μV/V
INPUT BI	AS CURRENT					
	Input high ourrest			±70	±200	pА
I _B	Input bias current	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		±150		pА
l _{os}	Input offset current			±140	±400	pА
NOISE						
	Input voltago poiso	f = 0.01 Hz to 1 Hz		0.3		μV_{PP}
	Input voltage noise	f = 0.1 Hz to 10 Hz		1.1		μV_{PP}
i _n	Input current noise	f = 10 Hz		100		fA/√Hz
INPUT VO	OLTAGE					
V _{CM}	Common-mode supply voltage		(V–) – 0.1		(V+) + 0.1	V
CMRR	Common-mode rejection ratio	$(V-) - 0.1 V < V_{CM} < (V+) + 0.1 V,$ $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	102	130		dB
INPUT C	APACITANCE					
	Differential			2		pF
	Common-mode			4		pF
OPEN-LC	DOP GAIN					
A _{OL}	Open-loop voltage gain	$ \begin{array}{l} (V-) + 100 \mbox{ mV} < V_O < (V+) - 100 \mbox{ mV}, \\ R_L = 10 k\Omega, T_A = -40^\circ \mbox{C} \mbox{ to } +125^\circ \mbox{C} \end{array} $	104	130		dB
FREQUE	NCY RESPONSE					
GBW	Gain-bandwidth product	C _L = 100 pF		350		kHz
SR	Slew rate	G = 1		0.16		V/μs
OUTPUT						
	Voltage output outing from roll	$R_L = 10 \ k\Omega$		30	50	mV
	Voltage output swing from rail	$R_L = 10 \text{ k}\Omega$, $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$			85	mV
I _{SC}	Short-circuit current			±5		mA
CL	Capacitive load drive					
	⁽²⁾ Open-loop output impedance	f = 350 kHz, I _O = 0 A		2		kΩ
POWER \$	SUPPLY					
		I _O = 0 A		17	25	μA
l _Q	Quiescent current per amplifier	$I_{O} = 0 \text{ A}, T_{A} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			30	μA
	Turn-on time	V _S = 5 V		100		μS

(1) 300-hour life test at 150°C demonstrated randomly distributed variation of approximately 1 μ V. (2) See the *Typical Characteristics* section.


TEXAS INSTRUMENTS

www.ti.com

SBOS463B-DECEMBER 2008-REVISED FEBRUARY 2020


6.6 Typical Characteristics


At $T_A = 25^{\circ}C$, $V_S = 5$ V, and $C_L = 0$ pF (unless otherwise noted)





Typical Characteristics (continued)





SBOS463B-DECEMBER 2008-REVISED FEBRUARY 2020

EXAS **ISTRUMENTS**

www.ti.com

100

Typical Characteristics (continued)




Figure 17. Current and Voltage Spectral Density vs Frequency

1k

10k

100

Frequency (Hz)

10

1




7 Detailed Description

7.1 Overview

The OPA2333-Q1 device is a zero-drift, low-power, rail-to-rail input and output operational amplifier. The device operates from 1.8 V to 5.5 V, is unity-gain stable, and is designed for a wide range of general-purpose applications. The zero-drift architecture provides ultra-low offset voltage and near-zero offset voltage drift.

The OPA2333-Q1 is unity-gain stable and free from unexpected output phase reversal. The device uses a proprietary auto-calibration technique to provide low offset voltage and very low drift over time and temperature.

7.2 Functional Block Diagram




7.3 Feature Description

7.3.1 Rail-to-Rail Input Voltage

The OPA2333-Q1 input common-mode voltage range extends 0.1 V beyond the supply rails. The device is designed to cover the full range without the troublesome transition region found in some other rail-to-rail amplifiers.

Normally, input bias current is approximately 70 pA; however, input voltages exceeding the power supplies can cause excessive current to flow into or out of the input pins. Momentary voltages greater than the power supply can be tolerated if the input current is limited to 10 mA. This limitation is easily accomplished with an input resistor (see Figure 18).



NOTE: A current-limiting resistor required if the input voltage exceeds the supply rails by ≥ 0.5 V.

Figure 18. Input Current Protection

7.3.2 Internal Offset Correction

The OPA2333-Q1 op amps use an auto-calibration technique with a time-continuous 350-kHz op amp in the signal path. This amplifier is zero corrected every 8 μ s using a proprietary technique. At power up, the amplifier requires approximately 100 μ s to achieve the specified V_{OS} accuracy. This design has no aliasing or flicker noise.

7.4 Device Functional Modes

The OPA2333-Q1 has a single functional mode. The device is powered on as long as the power-supply voltage is between 1.8 V (\pm 0.9 V) and 5.5 V (\pm 2.75 V).

Texas Instruments

www.ti.com

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The OPA2333-Q1 is a unity-gain stable, precision operational amplifier with very low offset voltage drift. The device is also free from output phase reversal. Applications with noisy or high-impedance power supplies require decoupling capacitors close to the device power-supply pins. In most cases, 0.1-µF capacitors are adequate.

8.1.1 Achieving Output Swing to the Op Amp Negative Rail

Some applications require output voltage swings from 0 V to a positive full-scale voltage (such as 2.5 V) with excellent accuracy. With most single-supply op amps, problems arise when the output signal approaches 0 V, near the lower output swing limit of a single-supply op amp. A good single-supply op amp may swing close to single-supply ground, but does not reach ground. The output of the OPA2333-Q1 can be made to swing to ground or slightly below on a single-supply power source. To do so requires the use of another resistor and an additional, more negative, power supply than the op amp negative supply. A pulldown resistor may be connected between the output and the additional negative supply to pull the output down below the value that the output would otherwise achieve (see Figure 19).




Figure 19. V_{OUT} Range to Ground

The OPA2333-Q1 has an output stage that allows the output voltage to be pulled to its negative supply rail, or slightly below, using the technique previously described. This technique only works with some types of output stages. The OPA2333-Q1 has been characterized to perform with this technique; however, the recommended resistor value is approximately 20 k Ω .

NOTE

This configuration increases the current consumption by several hundreds of microamps.

Accuracy is excellent down to 0 V and as low as -2 mV. Limiting and nonlinearity occurs below -2 mV, but excellent accuracy returns as the output is again driven above -2 mV. Lowering the resistance of the pulldown resistor allows the op amp to swing even further below the negative rail. Resistances as low as 10 k Ω can be used to achieve excellent accuracy down to -10 mV.



8.2 Typical Application

8.2.1 High-Side Voltage-to-Current (V-I) Converter

The circuit shown in Figure 20 is a high-side voltage-to-current (V-I) converter. It translates in input voltage of 0 V to 2 V to and output current of 0 mA to 100 mA. Figure 21 shows the measured transfer function for this circuit. The low offset voltage and offset drift of the OPA333-Q1 device facilitate excellent dc accuracy for the circuit.




Figure 20. High-Side Voltage-to-Current (V-I) Converter



Typical Application (continued)

8.2.1.1 Design Requirements

The design requirements are as follows:

- Supply voltage: 5 V dc
- Input: 0 V to 2 V dc
- Output: 0 mA to 100 mA dc

8.2.1.2 Detailed Design Procedure

The V-I transfer function of the circuit is based on the relationship between the input voltage, V_{IN} , and the three current sensing resistors, R_{S1} , R_{S2} , and R_{S3} . The relationship between V_{IN} and R_{S1} determines the current that flows through the first stage of the design. The current gain from the first stage to the second stage is based on the relationship between R_{S2} and R_{S3} .

For a successful design, pay close attention to the dc characteristics of the operational amplifier chosen for the application. To meet the performance goals, this application benefits from an operational amplifier with low offset voltage, low temperature drift, and rail-to-rail output. The OPA2333-Q1 CMOS operational amplifier is a high-precision, $5-\mu$ V offset, $0.05-\mu$ V/°C drift amplifier optimized for low-voltage, single-supply operation with an output swing to within 50 mV of the positive rail. The OPA2333-Q1 uses chopping techniques to provide low initial offset voltage and near-zero drift over time and temperature. Low offset voltage and low drift reduce the offset error in the system, making these devices appropriate for precise dc control. The rail-to-rail output stage of the OPA2333-Q1 makes sure that the output swing of the operational amplifier is able to fully control the gate of the MOSFET devices within the supply rails.

A detailed error analysis, design procedure, and additional measured results are given in the *High-Side V-I Converter* reference design.

8.2.1.3 Application Curve




Figure 21. Measured Transfer Function for High-Side V-I Converter



Typical Application (continued)

8.2.1.4 Single Op Amp Bridge Amplifier

Figure 22 shows the basic configuration for a bridge amplifier.





Figure 22. Single Op-Amp Bridge Amplifier

8.2.1.5 Low-Side Current Monitor

A low-side current shunt monitor is shown in Figure 23. R_N are operational resistors used to isolate the ADS1100 from the noise of the digital I²C bus. Because the ADS1100 is a 16-bit converter, a precise reference is essential for maximum accuracy. If absolute accuracy is not required, and the 5-V power supply is sufficiently stable, the REF3130 may be omitted.







Figure 23. Low-Side Current Monitor

Typical Application (continued)

8.2.1.6 High-Side Current Monitor

Figure 24 shows the use case for a precision single-supply amplifier for a high-side current sensing circuit.



- A. Zener rated for op amp supply capability (that is, 5.1 V for the OPA2333).
- B. Current-limiting resistor.
- C. Choose a Zener biasing resistor or dual NMOSFETs (FDG6301N, NTJD4001N, or Si1034).

Figure 24. High-Side Current Monitor

8.2.1.7 Precision Instrumentation Amplifier

Figure 25 shows a three op amp implementation for a high-CMRR instrumentation amplifier.




Figure 25. Precision Instrumentation Amplifier



9 Power Supply Recommendations

The OPA2333-Q1 is specified for operation from 1.8 V to 5.5 V (\pm 0.9 V to \pm 2.75 V); many specifications apply from -40° C to \pm 125°C. The *Typical Characteristics* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages greater than 7 V can permanently damage the device (see the *Absolute Maximum Ratings* table).

Place 0.1-µF bypass capacitors near the power-supply pins to reduce coupling errors from noisy or high-impedance power supplies. For more details on bypass capacitor placement, see the *Layout* section.

10 Layout

10.1 Layout Guidelines

Pay attention to good layout practices. Keep traces short and when possible, use a printed-circuit-board (PCB) ground plane with surface-mount components placed as close to the device pins as possible. Place a $0.1-\mu$ F capacitor closely across the supply pins. Apply these guidelines throughout the analog circuit to improve performance and provide benefits, such as reducing the electromagnetic interference (EMI) susceptibility.

Operational amplifiers vary in susceptibility to radio frequency interference (RFI). RFI can generally be identified as a variation in offset voltage or dc signal levels with changes in the interfering RF signal. The OPA2333-Q1 is specifically designed to minimize susceptibility to RFI and demonstrates remarkably low sensitivity compared to previous generation devices. Strong RF fields may still cause varying offset levels.

For lowest offset voltage and precision performance, optimize circuit layout and mechanical conditions. Avoid temperature gradients that create thermoelectric (Seebeck) effects in the thermocouple junctions formed from connecting dissimilar conductors. Cancel these thermally-generated potentials by assuring they are equal on both input terminals. Other layout and design considerations include:

- Use low-thermoelectric-coefficient connections (avoid dissimilar metals).
- Thermally isolate components from power supplies or other heat sources.
- Shield operational amplifier and input circuitry from air currents, such as cooling fans.

Following these guidelines reduces the likelihood of junctions being at different temperatures, which can cause thermoelectric voltages of 0.1 μ V/°C or higher, depending on materials used.

10.2 Layout Example




Figure 26. Layout Example

TEXAS INSTRUMENTS

www.ti.com

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, ADS1100 Self-Calibrating, 16-Bit Analog-to-Digital Converter data sheet
- Texas Instruments, REF31xx 15ppm/°C Maximum, 100-μA, SOT-23 Series Voltage Reference data sheet
- Texas Instruments, INAx321 microPower, Single-Supply, CMOS Instrumentation Amplifier data sheet
- Texas Instruments, INA32x Precision, Rail-to-Rail I/O Instrumentation Amplifier data sheet

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2333AQDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR		OCOQ	Samples
OPA2333AQDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	02333Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF OPA2333-Q1 :

Catalog: OPA2333


NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2333AQDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
OPA2333AQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

27-Oct-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2333AQDGKRQ1	VSSOP	DGK	8	2500	367.0	367.0	38.0
OPA2333AQDRQ1	SOIC	D	8	2500	356.0	356.0	35.0

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated