


Caelan (Zak) Kaye

Design Goals

Input		Output		Supply	
V _{iMin}	V _{iMax}	V _{oMin}	V _{oMax}	V _{cc}	V _{ee}
-12V	12V	–12V	12V	15V	–15V
	Cutoff Frequency (f _c)		Diode Three	shold Voltage (V _t)	
	10kHz		20mV		

Design Description

This low-pass filter topology offers a significant improvement in settling time over the conventional single-pole RC filter. This is achieved through the use of diodes D_1 and D_2 , that allow the filter capacitor to charge and discharge much faster when there is a large enough difference between the input and output voltages.



Design Notes

- 1. Observe the common-mode input limitations of the op amp.
- 2. Keeping C₁ small will ensure the op amp does not struggle to drive the capacitive load.
- 3. For the fastest settling time, use fast switching diodes.
- 4. The selected op amp should have sufficient output drive capability to charge C₁. R₃ limits the maximum charge current.

1



Design Steps

1. Select standard values for R_1 and C_1 based on f_C = 10kHz.

$$R_1 = 10k\Omega$$

$$C_1 = \frac{1}{2\pi \times f_C \times R_1} = \frac{1}{2\pi \times 10 \text{kHz} \times 10 \text{k}\Omega} = 1.6\text{nF}$$

2. Set the diode threshold voltage (V_t). This threshold is the minimum difference in voltage between the input and output that will result in diode conduction (fast capacitor charging and discharging).

$$V_t = rac{V_f}{1 + rac{R_2}{R_1}} pprox rac{0.6V}{1 + rac{R_2}{R_1}} = 20 \text{mV}$$

 $R_2 = \left(\frac{0.6V}{20mV} - 1\right) \times R_1 = 290k\Omega \approx 300k\Omega$ (standard 5% value)

3. Select components for noise pre-filtering.

$$f_{c2} = 10 \times f_c = 100 \text{kHz}$$

$$f_{c2} = \frac{1}{2\pi \times R_4 \times C_3}$$

Select $R_4 = R_1 = 10k\Omega$

$$C_3 = \frac{C_1}{10} = 160 \text{pF}$$

4. Add compensation components to stabilize U₁. R₃ limits the charge current into C₁ and also serves to isolate the capacitance from the op amp output when the diodes are conducting. Larger values will improve stability but increase C₁ charge time.

Select $R_3 = 100\Omega$


5. C_2 provides local high frequency feedback to counteract the interaction between the input capacitance with the parallel combination of R_1 and R_2 . To prevent interaction with C_1 , select C_2 as the following shows:


Select $C_2 = \frac{C_1}{50} = 32 \text{pF} \approx 33 \text{pF}$ (standard value)




Design Simulations

AC Simulation Results







Design References

Texas Instruments, SBOMAU1 TINA-TI™ circuit simulation, file download



Design Featured Op Amp

OPA827				
V _{ss}	8V to 36V			
V _{inCM}	V _{ee} +3V to V _{cc} –3V			
V _{out}	V_{ee} +3V to V_{cc} -3V			
V _{os}	75µV			
l _q	4.8mA			
l _b	ЗрА			
UGBW	22MHz			
SR	28V/µs			
#Channels	1			
OPA827				

Design Alternate Op Amp

TLC072				
V _{ss}	4.5V to 16V			
V _{inCM}	V _{ee} +0.5V to V _{cc} –0.8V			
V _{out}	V_{ee} +350mV to V_{cc} –1V			
V _{os}	390µV			
l _q	2.1mA/Ch			
l _b	1.5pA			
UGBW	10MHz			
SR	16V/µs			
#Channels	1, 2, and 4			
TLC072				

Trademarks

All trademarks are the property of their respective owners.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated