

Migration Between TMS320F28P5xx and TMS320F280013x/TMS320F280015



ABSTRACT

This migration guide describes the hardware and software differences to be aware of when moving between F280013x/15x and F28P55x C2000™ real-time MCUs. This document shows the block diagram between the two MCUs as a visual representation on what blocks are similar or different. It also highlights the features that are unique between the two devices for all available packages in a device comparison table. The F280013x and F28P55x devices have one package in common 64-pin PM. The F280015x and F28P55x devices have two packages in common; 80-pin PN and 64-pin PM so a PCB hardware section has been added to aid in migration between the three common packages. The digital general-purpose input/output (GPIO) and analog multiplex comparison tables show pin functionality between the two MCUs. This is a good reference for hardware design and signal routing when considering a move between the two devices. Lastly, like the F280013x/15x device, the F28P55x software support is only in EABI format.

Table of Contents

1 Feature Differences Between F280013x/15x and F28P55x	3
1.1 F280013x/15x and F28P55x Feature Comparison.....	3
2 PCB Hardware Changes	5
2.1 PCB Hardware Changes for the 80-Pin PN/PNA, 64-Pin PM Packages.....	5
2.2 80-Pin PNA, 64-Pin PM Migration Between F280013x/15x and F28P55x For New and Existing PCB.....	8
3 Feature Differences for System Consideration	9
3.1 New Features in F28P55x.....	9
3.2 Communication Module Changes.....	12
3.3 Control Module Changes.....	12
3.4 Analog Module Differences.....	13
3.5 Other Device Changes.....	16
3.6 Power Management.....	20
3.7 Memory Module Changes.....	21
3.8 GPIO Multiplexing Changes.....	22
3.9 Analog Multiplexing Changes.....	29
4 Application Code Migration From F280013x/15x to F28P55x	31
4.1 C2000Ware Header Files.....	31
4.2 Linker Command Files.....	31
4.3 C2000Ware Examples.....	31
5 Specific Use Cases Related to F28P55x New Features	31
5.1 AES.....	31
5.2 PGA.....	31
5.3 USB.....	31
6 EABI Support	31
6.1 Flash API.....	31
7 References	32

List of Figures

Figure 1-1. F280013x/15x and F28P55x Overlaid Functional Block Diagram.....	3
Figure 2-1. 80-Pin PN/PNA, F280015x and F28P55x Pin-Overlay.....	6
Figure 2-2. 64-Pin PM F280013x/15x and F28P55x Pin-Overlay.....	7
Figure 3-1. ERAD Overview.....	11

List of Tables

Table 1-1. IP Differences.....	4
Table 1-2. 80-pin IO and Analog Channel Counts.....	5
Table 1-3. 64-pin IO and Analog Channel Counts.....	5
Table 2-1. 80-Pin PNA and 64-Pin PM Migration Between F280013x/15x and F28P55x For New and Existing PCB.....	8
Table 3-1. Communication Module Instances.....	12
Table 3-2. Control Module Differences.....	12
Table 3-3. Analog Module Differences.....	13
Table 3-4. PLL Features.....	16
Table 3-5. Mux Legend.....	17
Table 3-6. Pie Table Comparison.....	17
Table 3-7. Boot options Legend.....	19
Table 3-8. Bootloaders and GPIO Assignment Comparison.....	19
Table 3-9. Boot Modes Comparison.....	20
Table 3-10. RAM and FLASH Memory Changes.....	21
Table 3-11. Mux Legend.....	22
Table 3-12. GPIO Muxed Pins.....	22
Table 3-13. Mux Legend.....	29
Table 3-14. F280013x/15 and F28P55x 80-Pin PN/PNA and 64-Pin PM Analog Mux Table Differences.....	29
Table 6-1. Flash API Differences.....	31

Trademarks

C2000™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

1 Feature Differences Between F280013x/15x and F28P55x

F28P55x is a superset of F280013x/15x. The F280013x and F28P55x devices have one package in common; a 64-pin PM. The F280015x and F28P55x devices have two packages in common; 80-pin PN and 64-pin PM. It is possible to migrate between F280013x/15x and F28P55x with the caveats in this document taken into account.

Note

This comparison guide focuses on the super-set devices: F2800137/157 and F28P55xSJ9. Other part numbers in this product family have reduced feature support. For details specific to part numbers, see the device-specific data sheet.

1.1 F280013x/15x and F28P55x Feature Comparison

An overlaid block diagram of F280013x/15x and F28P55x is shown in [Figure 1-1](#) while feature comparison of the superset part numbers for the F280013x/15x and F28P55x devices is shown in [Table 1-1](#).




Figure 1-1. F280013x/15x and F28P55x Overlaid Functional Block Diagram

Table 1-1. IP Differences

Feature		F280013x	F280015x	F28P55x
CPU Frequency (MHz)		120	120	150
Memory				
Flash		256KB	256KB	1088KB
RAM	Local Shared	32KB	32KB	64KB
	Global Shared	-	-	64KB
System				
Control Law Accelerator (CLA)		-	-	1
Configurable Logic Block (CLB)		-	-	2 Tiles
Motor Control Libraries in ROM		Yes	Yes	No
ERAD		-	-	1 - Type 1
AES		-	-	1 - Type 0
LFU		-	-	Yes
DMA		-	-	Yes
Neural-Network Processing Unit (NNPU)		-	-	1 - Type 0
Analog Peripherals				
ADC 12-bit	Number of ADCs	2 - Type 5	2 - Type 5	5- Type 6
	MSPS	4	4	4
	Conversion Time (ns)	250	250	186.67
CMPSS		1 - Type 3	1 - Type 5	4 - Type 6
CMPSS_LITE		3 - Type 0	3 - Type 0	-
Buffered DAC		-	-	1 - Type 2
Programmable Gain Amplifier (PGA)		-	-	3 - Type 2
Output DAC from CMPSS DACL		1	1	1
Control Peripherals				
eCAP/HRCAP Modules		2 - Type 2	3 - Type 2	2 - Type 2
ePWM/HRPWM channels - Type 4		14 (2 with HRPWM)	14 (4 with HRPWM)	24 (16 with HRPWM)
eQEP - Type 2		1	2	3
Communications Peripherals				
CAN (DCAN) - Type 0		1	1	-
CANFD (MCAN) - Type 1		1	1	2
I2C		2 - Type 1	2 - Type 1	2 - Type 2
LIN - Type 1		-	1	1
PMBUS		-	1 - Type 1	1 - Type 2
SCI - Type 0		3	3	3
FSI		-	-	1 - Type 2
USB		-	-	1- Type 0

Table 1-2. 80-pin IO and Analog Channel Counts

IO Type	F280015x	F28P55x
Digital		
AIO (analog with digital inputs)	10	12
AGPIO (analog with digital inputs and outputs)	11	16
Additional GPIO	4 (2 from cJTAG and 2 from X1/X2)	4 (2 from cJTAG and 2 from X1/X2)
Standard GPIO	37	32
Total GPIO	52	52
Total GPIO + AIO	62	64
Analog		
ADC Channels (single-ended)	21	28

Table 1-3. 64-pin IO and Analog Channel Counts

IO Type	F280013x	F280013xV/15x	F28P55x
Digital			
AIO (analog with digital inputs)	10	10	12
AGPIO (analog with digital inputs and outputs)	11	11	16
Additional GPIO	4 (2 from cJTAG and 2 from X1/X2)	4 (2 from cJTAG and 2 from X1/X2)	4 (2 from cJTAG and 2 from X1/X2)
Standard GPIO	23	22	17
Total GPIO	38	37	37
Total GPIO + AIO	48	47	49
Analog			
ADC Channels (single-ended)	21	21	28

2 PCB Hardware Changes

The F280013x and F28P55x device have one package in common: a 64-pin PM. The F280015x and F28P55x device have two packages in common: 80-pin PNA/PN, 64-pin PM. The following sections describe the pin migration in detail.

Note

Overall compatibility depends on more than just the pins. Review all of the changes in this document during the migration process.

Also Note that the 80pin PNA on the F28P55x has 0.4mm pin pitch vs the PN on the F280015x has 0.5mm pin pitch

2.1 PCB Hardware Changes for the 80-Pin PN/PNA, 64-Pin PM Packages

This section describes the F280013x/15x and F28P55x differences that exist between the 80-Pin PN/PNA, 64-Pin PM packages.

80-Pin PN/PNA: [Figure 2-1](#) outlines the differences. Please note that the package pitch is changed with the F280015x having a 0.5mm pin pitch and the F28P55x having a 0.4mm pin pitch.

64-Pin PM: The 13xV variant and all 15x devics have VREGENZ pin where the non V devices do not. All F28P55x devices have a VREGENZ pin. [64-Pin PM F280013x/15x and F28P55x Pin-Overlay](#) outlines the differences.




Figure 2-1. 80-Pin PN/PNA, F280015x and F28P55x Pin-Overlay




Figure 2-2. 64-Pin PM F280013x/15x and F28P55x Pin-Overlay

Table 2-1. 80-Pin PNA and 64-Pin PM Migration Between F280013x/15x and F28P55x For New and Existing PCB (continued)

Pin No		Pin Name		Transition Type	Action
80	64	F280013x/15	F28P55x		F280013x/15 to F28P55x
(280013x Only) Major Incompatibility - Different Signals and Types					
-	46	GPIO39	VREGENZ	GPIO removal	External VREG not supported on F280013x device. Tie off with 0-Ohm resistor VSSA or VDDA on F28P55x based on internal VREG use. Replace with 2.2k PU/PD on the F280013x.

(1) Channel to use selected in software.

3 Feature Differences for System Consideration

The differences and similarities that exist when moving between the F280013x/15xx and the F28P55x device is explored in this section.

3.1 New Features in F28P55x

This section outlines features that only exist in the F28P55x device. For details on each of these new features, see the *TMS320F28P55x Real-Time Microcontrollers Technical Reference Manual* (SPRUJ53).

3.1.1 Advance Encryption Standard (AES)

The AES module provides hardware-accelerated data encryption and decryption operations based on a binary key. The AES is a symmetric cipher module that supports a 128-, 192-, or 256-bit key in hardware for encryption and decryption. The AES module is based on a symmetric algorithm, which means that the encryption and decryption keys are identical. To encrypt data means to convert it from plain text to an unintelligible form called cipher text. Decrypting cipher text converts previously encrypted data to its original plain text form. The main features of the AES accelerator are:

AES encrypt and decrypt operations are supported by:

- Galois/Counter mode (GCM), with basic GHASH operation
- Counter mode with CBC-MAC (CCM)
- XTS mode

The following feedback operating modes are available:

- Electronic code book mode (ECB)
- Cipher block chaining mode (CBC)
- Counter mode (CTR)
- Cipher feedback mode (CFB), 128-bit
- F8 mode
- Key sizes: 128, 192, and 256 bits
- Support for CBC_MAC and Fedora 9 (F9) authentication modes
- Basic GHASH operation (when selecting no encryption)
- Key scheduling in hardware
- Support for μDMA transfers
- Fully synchronous design

3.1.2 Universal Serial Bus (USB)

The USB controller operates as a full-speed function controller during point-to-point communications with the USB host. The controller complies with the USB 2.0 standard, which includes SUSPEND and RESUME signaling. The USB controller has thirty-two endpoints, one-half of them being for IN transactions and one-half of them being for OUT transactions. One IN and one OUT endpoint are fixed-function endpoints used for control transfers; the others are defined by firmware. A dynamically sizable FIFO supports queuing multiple packets. Software-controlled connect and disconnect allow flexibility during USB device startup.

3.1.3 Configurable Logic Block (CLB)

The configurable logic block (CLB) is a collection of configurable blocks that can be inter-connected using software to implement custom digital logic functions. The CLB is able to enhance existing peripherals through a set of crossbar interconnections, which provide a high level of connectivity to existing control peripherals such as enhanced pulse width modulators (ePWM), enhanced capture modules (eCAP), and enhanced quadrature encoder pulse modules (eQEP). The crossbars also allow the CLB to be connected to external GPIO pins. In this way, the CLB can be configured to interact with device peripherals to perform small logical functions such as simple PWM generators, or to implement custom serial data exchange protocols.

The CLB peripheral is configured through the CLB tool. For more information on the CLB tool, available examples, application reports, and user's guide, refer to the following location in your C2000WARE package (C2000Ware_2_00_00_03 and higher):

3.1.4 Live Firmware Update (LFU)

The F28P55x device has in-built hardware to facilitate live firmware updates. It supports fast context switching from the old firmware to the new firmware to minimize application downtime when updating the device firmware.

3.1.5 Programmable Gain Amplifier (PGA)

The F28P55x adds 3 Programmable Gain Amplifiers(PGA) inline with the ADC. Supporting unity gain and gains by a factor of 2 from 2 to 64, the PGA can be used to amplify small signal sources to take advantage of the full dynamic range of the on-chip ADC. Post gain filtering is also supported. While the PGA was also on the TMS320F28004x device, this is a new type, please consult the F28P55x documentation for the full feature set supported.

3.1.6 ERAD

The ERAD module is shown in [Figure 3-1](#).

The ERAD enhances the debug and system analysis capabilities of the device external to the CPU. The C28x CPU alone has two analysis resources; Analysis Unit 1 (AU1) and Analysis Unit 2 (AU2). The first analysis unit counts events or monitors address buses. The second analysis unit monitors address and data buses. The two analysis units can be configured for hardware breakpoints or hardware watch points, and additionally the first analysis unit can be configured as a benchmark counter or event counter. The ERAD module further expands this capability to provide additional hardware breakpoints, hardware watch points, and counters for profiling, as well as other advanced features. The ERAD module can be utilized by the debugger, and also by the application software. For many real-time systems, it is not always possible to connect a debugger and perform an intrusive debug. Under these situations, the user's code has the ability to set up and control the ERAD module in order to debug and profile the system without disturbing the end application.

The ERAD module consists of eight enhanced bus comparator (EBC) units and four system event counter (SEC) units. The EBC units monitor buses and generate output events. The SEC units can be used with EBC units to profile and analyze the system. These units are described in detail in the following sections.




Figure 3-1. ERAD Overview

3.1.7 FSI

The Fast Serial Interface (FSI) module is a serial communication peripheral capable of reliable high-speed communication across isolation devices. Galvanic isolation devices are used in situations where two different electronic circuits, which do not have common power and ground connections, must exchange information. Though isolation devices facilitate these signal communications, they can also introduce a large delay on the signal lines and add skew between the signals. The FSI is designed specifically to ensure reliable high-speed communication for system scenarios that involve communication across isolation barriers without adding components.

The FSI consists of independent transmitter (FSITX) and receiver (FSIRX) cores. The FSITX and FSIRX cores are configured and operated independently.

For additional information on the FSI module, refer to [*Fast Serial Interface \(FSI\) Skew Compensation*](#).

3.1.8 5V Failsafe IOs

The F28P55x device has four GPIOs: GPIO2, GPIO3, GPIO9, and GPIO32 that support 5V inputs. These pins also support applied voltage prior to power applied to the device.

3.2 Communication Module Changes

Communication module changes between the F280013x/15x and F28P55x devices affect the number of modules, FSI and USB added modules. Details are available in [Table 3-1](#).

Table 3-1. Communication Module Instances

Module	Category	F280013x/15x	F28P55x	Notes
LIN	Number	2 - LINA, LINB	1 - LINA	Type 1 LIN on both devices
CAN	Number	1 - CANA	-	
MCAN	Number	1 - MCANA(CAN-FD)	2 - MCANA, MCANB(CAN-FD)	
SCI	Number	3 - SCIA, SCIB, SCIC	3 - SCIA, SCIB, SCIC	Type 0 SCI on both devices
SPI	Number	1 - SPIA, SPIB	2 - SPIA, SPIB	Type 2 SPI on both devices
	HW		High Speed Mode Support	GPIO2, 3, 9, 21, 32, and 41 do not support High Speed SPI mode.
I2C	Number	2 - I2CA, I2CB	2 - I2CA, I2CB	F280013x/15x has Type 1 I2C F28P55x has Type 2 I2C
	Register			
PMBUS	Number	1 - PMBUSA	1 - PMBUSA	F280013x/15x has Type 0 PMBUS F28P55x has Type 1 PMBUS
	HW Change		Supports Fast+ mode - 1MHz clock	
	Register	-	PMBUS_IO_DRVSEL	Configure increased drive strength to support Fast+ mode(1MHz)
		-	PMBUS_IO_MODESEL	Configure pin level, either 3.3V or 1.35V support
FSITX/RX	Number	-	1 - FSITXA/RXA	Type 2 FSI on F28P55x

3.3 Control Module Changes

There are minimal changes in the control modules between the F280013x/15x and F28P55x devices. [Table 3-2](#) shows the module instances differences which should be considered when migrating applications between F280013x/15x and F28P55x.

Table 3-2. Control Module Differences

Module	Category	F280013x/15x	F28P55x	Notes
eQEP	Number	1(13x) or 2(15x) - EQEP1, EQEP2	3 - EQEP1, EQEP2, EQEP3	Type 2 eQEP on both devices
eCAP	Number	2(13x) or 3(15x) - ECAP1..3	2 - ECAP1, ECAP2	Type 2 eCAP on both devices
ePWM	Number	7 - EPWM1..7	12 - EPWM1..12	Type 4 PWM on both devices
HRPWM	Number	1(13x) or 2(15x) - HRPWM1..4	8 - HRPWM1..8	Type 4 HRPWM on both devices

3.4 Analog Module Differences

This section outlines the analog differences between F280013x/15x and F28P55x. Three Programmable Gain Amplifiers(PGA) are a new addition to the F28P55x and there are now five ADCs vs the two ADCs on the F280013x/15x device. There are several enhancements inside the CMPSS and ADC modules.

Table 3-3. Analog Module Differences

Module	Category	F280013x/15x	F28P55x	Notes
Analog SysCtrl	HW Changes	-	Global Synchronous SW Trigger for ADC	Allows for SW Trigger to ADC sent to selected ADCs simultaneously
		-	New register for VREFHI selection	Support for per ADC VREFHI selection reference voltage: 1. Internal VREFHI 2. External VREFHI 3. VDDA
		-	New register for VREFLO selection	Support for per ADC VREFLO selection reference voltage: 1. VREFLO pin 2. VSSA
		-	Support for full 3.3V FSR with External VREFHI	Can supply 1.65V on VREFHI in external mode to have FSR = 3.3V
		-	12mA Drive on Select GPIOs	For compatibility with I2C and PMBUS High Speed + mode, GPIO 2/3/9/32 have option for 12mA drive strength (IOL)
		-	1.35V VIH compatibility on select GPIOs	Changes VIH for GPIO 2/3/9/32 to 1.35V
Register	ANAREFCTL.ANAREFSEL	ANAREFPCTRL.REFFMU XSELx		x = ADC A/B/C/D/E Each ADC is now configured independently for VREFHI source
	-	ANAREFNCTL.REFNMUX SELx		x = ADC A/B/C/D/E Each ADC has VREFLO selection capability
	ANAREFCTL.ANAREF2P5SEL	ANAREFPCTL.ANAREFX 1P65SEL		x = ADC A/B/C/D/E Each ADC has independent 1.65V(3.3V FSR) or 2.5V FSR selection. Also effects external reference mode.
	-	IO_DRVSEL		Configure selected GPIO drive strength (IOL) for either 4mA(default) or 12mA
	-	IO_MODESEL		Configure selected GPIO VIH to either 3.3V(default) or 1.35V

Table 3-3. Analog Module Differences (continued)

Module	Category	F280013x/15x	F28P55x	Notes
ADC ¹	Number	2 - ADCA, ADCB	5 - ADCA, ADCB, ADCC, ADCD, ADCE	F280013x/15x has Type 5 ADC F28P55x has Type 6 ADC
	Max Speed	60MHz	75MHz	Max throughput is the same at 4MSPS
	HW Changes	-	New PPB features 1. Summing/Max/Min/Abs value 2. Oversampling Support w repeat block 3. Previous Conversion Delta 4. Output Filtering	1. Ability for PPB to Sum/Max/Min/Abs value of concurrent results 2. Automatically aggregates and averages user defined number of samples, returns only the average to a result register. Used with ADC Repeater Block 3. Compares last conversion to current conversion and generates corresponding action 4. Returns values that are in range of filter window only, discarding others.
		-	ADC Repeater Logic	Ability to initiate subsequent triggers automatically, with option to add phase delay. Can use with PPB to realize oversampling without CPU overhead
		-	Global SW Force SOC Trigger	Ability to initiate a SW SOC trigger to all ADCs simultaneously
		-	ADC S/H Cap Reset	Ability to reset the S/H Cap to VSSA between samples
	Register	ADCTL1	ADCTL1	Addition of External Mux Control and DMA Trigger Timings
		ADCSOCxCTL.TRIGSEL	ADCSOCxCTL.TRIGSEL	Increased Trigger Options for ePWM and repeat block support
		INTFLGCLR	ADCINTFLGCLR	
		ADCINTSOCSEL2	ADCINTSOCSEL1	All SOC interrupt triggers moved to INTSOCSEL1
GPDAC	Number	-	1- GPDACA	Type 1 GPDAC on F28P55x

Table 3-3. Analog Module Differences (continued)

Module	Category	F280013x/15x	F28P55x	Notes
CMPSS ^{1 2}	Number	1 - CMPSS1	4 - CMPSS1 to CMPSS4	F280013x has Type 2 CMPSS F280015x and F28P55x have Type 3 CMPSS
	HW changes		1. Added DAC Ramp Generator to Low Side Comparator 2. Ramp Generator includes up ramp support	
	Registers	RAMPMAXREFA	RAMPHREFA	Register Name Change(F280013x Only)
		RAMMAXREFS	RAMPHREFS	Register Name Change(F280013x Only)
		RAMPDECVALA	RAMPHSTEPVALA	Register Name Change(F280013x Only)
		RAMPDECVALS	RAMPHSTEPVALS	Register Name Change(F280013x Only)
		RAMPSTS	RAMPHSTS	Register Name Change(F280013x Only)
		RAMPDLYA	RAMPHDLYA	Register Name Change(F280013x Only)
		RAMPDLYS	RAMPHDLYS	Register Name Change(F280013x Only)
		CTRIPLFILCTL	CTRIPLFILCTL - Field Changes	Additions and changes to fields within this register. For more details, see the device-specific TRMs.
		CTRIPLFILCLKCTL	CTRIPLFILCLKCTL - Field Changes	Increased prescalar range
		CTRIPHFIILCTL	CTRIPHFIILCTL - Field Changes	Additions and changes to fields within this register. For more details, see the device-specific TRMs.
		CTRIPHFIILCLKCTL	CTRIPHFIILCLKCTL - Field Changes	Increased prescalar range
		-	COMPDAACLCTL	Register and functionality added to support dual ramp generators
		-	RAMPLREFA	Register and functionality added to support dual ramp generators(F280013x Only)
		-	RAMPLREFS	Register and functionality added to support dual ramp generators(F280013x Only)
		-	RAMPLSTEPVALA	Register and functionality added to support dual ramp generators(F280013x Only)
		-	RAMPLSTEPVALS	Register and functionality added to support dual ramp generators(F280013x Only)
		-	RAMPLSTS	Register and functionality added to support dual ramp generators(F280013x Only)
		-	RAMPLDLYA	Register and functionality added to support dual ramp generators(F280013x Only)
		-	RAMPLDLYS	Register and functionality added to support dual ramp generators(F280013x Only)
		-	CTRIPLFILCLKCTL2	Register and functionality added to support dual ramp generators
		-	CTRIPHFIILCLKCTL2	Register and functionality added to support dual ramp generators
CMPSS_LITE	Number	3	-	CMPSS_LITE replaced with full CMPSS on the F28P55x
Temp Sensor	Number	1 - (in ADCC ch 12)	1 - (in ADCC ch12)	

1. In porting software from F280013x/15x to F28P55x (or the other way around), care must be taken to ensure that the correct ADC channels are used because of a difference in channel assignment, see [Analog Multiplexing Changes](#).
2. Only applies to F280013x to F28P55x

3.5 Other Device Changes

This section describes feature differences between F280013x/15x and F28P55x that were not covered in the previous sections, as such the changes identified below must be considered when migrating applications between devices.

3.5.1 PLL

The PLL blocks of F280013x/15x and F28P55x devices are the same, however the maximum PLL Raw Clock for F28P55x is higher to accommodate the SYSCLK frequency requirement of F28P55x. [Table 3-4](#) lists the PLL features for both devices for comparison. for more information, consult the TMS320F28P55x microcontrollers technical reference manual.

Table 3-4. PLL Features

Feature	F280013x/15x	F28P55x
Max CPU Clock	120 MHz	150 MHz
VCO Range	220 - 600 MHz	220 - 600 MHz
PLL Raw Clock Range	6 - 240 MHz	6- 300 MHz
X1 Input Range (PLL enable)	2 - 25 MHz	2 - 25 MHz
REFCLK Divider	Yes [1..32]	Yes [1..32]
PLL Slip Detect	No (use DCC)	No (use DCC)
Fractional PLLMULT	No	No

Table 3-6. Pie Table Comparison (continued)

index	INTx.1	INTx.2	INTx.3	INTx.4	INTx.5	INTx.6	INTx.7	INTx.8	INTx.9	INTx.10	INTx.11	INTx.12	INTx.13	INTx.14	INTx.15	INTx.16
INT9.y	INT_SCI_A_RX	INT_SCI_A_TX	INT_SCI_B_RX	INT_SCI_B_TX	INT_CAN_A0	INT_CAN_A1	INT_MCA_NA_0	INT_MCA_NA_1	INT_MCA_NB_0	INT_MCA_NB_1	INT_MCA_NB_ECC	INT_MCA_NB_WAKE			INT_USB	
INT10.y	INT_ADC_A_EVT	INT_ADC_A2	INT_ADC_A3	INT_ADC_A4	INT_ADC_B_EVT	INT_ADC_B2	INT_ADC_B3	INT_ADC_B4	INT_ADC_C_EVT	INT_ADC_C2	INT_ADC_C3	INT_ADC_C4	INT_ADC_D_EVT	INT_ADC_D2	INT_ADC_D3	INT_ADC_D4
INT11.y	INT_CLA_1_1	INT_CLA_1_2	INT_CLA_1_3	INT_CLA_1_4	INT_CLA_1_5	INT_CLA_1_6	INT_CLA_1_7	INT_CLA_1_8	INT_ADC_E_EVT	INT_ADC_E2	INT_ADC_E3	INT_ADC_E4				
INT12.y	INT_XINT_3	INT_XINT_4	INT_XINT_5		INT_FLS_S	INT_VCU	INT_MCA_NA_ECC	INT_MCA_NA_WAKE				INT_AES				

3.5.3 Bootrom

For bootrom similarities and differences between F280013x/15x and the F28P55x see [Table 3-8](#) and [Table 3-9](#).

Table 3-7. Boot options Legend

Color	Description
	Options common for both devices but BOOTDEFx values may differ
Red	Options applicable only for F280013x/15x
Green	Options applicable only for F28P55x

Table 3-8. Bootloaders and GPIO Assignment Comparison

Bootloader	Option	BOOTDEFx	F280013x/15x	F28P55x
Parallel	0	0x00	D0-D7=GPIO0,1,3,5,7,24,28,29; DSP=224; Host=242	D0-D7=GPIO0 to 7; DSP=16; Host=29
	1	0x20	D0-D7=GPIO0,1,2,3,5,6,7,24; DSP=12; Host=13	D0-D7=GPIO0,1,2,3,5,6,7,24; DSP=12; Host=13
	2	0x40	D0-D7=GPIO0,1,2,3,5,6,7,24; DSP=16; Host=29	-
SCIA	0	0x01	TX=29; RX=28	TX=29; RX=28
	1	0x21	TX=1; RX=0	TX=1; RX=0
	2	0x41	TX=8; RX=9	TX=8; RX=9
	3	0x61	TX=7; RX=3	TX=7; RX=3
	4	0x81	TX=16; RX=3	TX=16; RX=3
CAN ¹	0	0x02	TX=4;RX=5(13x) TX=7;RX=5(15x)	TX=4; RX=5
	1	0x22	TX=32; RX=33	TX=1; RX=0
	2	0x42	TX=2; RX=3	TX=13; RX=12
	3	0x62	TX=13; RX=12	-
MCAN(CAN-FD)	0	0x08	TX=1; RX=0	TX=4; RX=5
	1	0x28	TX=4; RX=5	TX=1; RX=0
	2	0x48	TX=13; RX=12	TX=13; RX=12
SPI	0	0x06	SIMO=7 SOMI=1; CLK=3; STE=5	PICO=2 POCl=1; CLK=3; PTE=5
	1	0x26	SIMO=16 SOMI=1; CLK=3; STE=0	PICO=16 POCl=1; CLK=3; PTE=0
	2	0x46	SIMO=8 SOMI=10; CLK=9; STE=11	PICO=8 POCl=10; CLK=9; PTE=11
	3	0x66	SIMO=16 SOMI=13; CLK=12; STE=29	PICO=16 POCl=12; CLK=9; PTE=24

3.7 Memory Module Changes

RAM and FLASH memories in F280013x/15x and F28P55x devices have some similarities and differences.

Table 3-10 summarizes the memory features including error-checking and security assignment.

Table 3-10. RAM and FLASH Memory Changes

Memory		F280013x/15x			F28P55x		
		Size	Parity/ ECC	Secured	Size	Parity/ ECC	Secured
RAM	Dedicated(M0, M1)	4KB	ECC	No	4KB	ECC	No
	Local Shared(LS0)	16KB	Parity	DCSM-controlled	4KB	Parity	DCSM-controlled
	LS1	16KB	Parity	DCSM-controlled	4KB	Parity	DCSM-controlled
	LS2-LS7	-	-	-	24KB	Parity	DCSM-controlled
	Local Shared(LS8- LS9)	-	-	-	32KB	Parity	DCSM-controlled
	Global Shared(GS0- GS3)	-	-	-	64KB	Parity	No
	Message	-	-	-	512B(CPU- CLA) 512B(CLA- DMA)	Parity	No
	Total RAM	32KB			133KB		
FLASH	Per Sector	2KB	-	-	2KB	-	-
	Per Bank	256KB(1 bank)	ECC	DCSM-controlled	256KB(4 banks) 64KB(1 bank)	ECC	DCSM-controlled
	Total FLASH	256KB(1 banks)			1088KB(5 banks)		

3.8 GPIO Multiplexing Changes

[GPIO Muxed Pins](#) outlines the differences and similarities that exist in the GPIO mux between F280013x/15x and F28P55x.

Table 3-11. Mux Legend

Color	Description
	mux function common for both devices
Red	mux function applicable only for F280013x and F280015x
Green	mux function applicable only for F28P55x
Cyan	mux function applicable only for F28P55x and F280015x
Blue	mux function only applicable for F280015x

Table 3-12. GPIO Muxed Pins

0	1	2	3	5	6	7	9	10	11	13	14	15
GPIO0	EPWM1_A	CANA_RX	OUTPUTXB_AR7	SCIA_RX	I2CA_SDA	SPIA_PTE SPIA_STE	FSIRXA_CL_K	MCANA_RX MCAN_RX	CLB_OUTP_UTXBAR8	EQEP1_IND_EX		EPWM3_A
GPIO1	EPWM1_B	EMU0		SCIA_TX	I2CA_SCL	SPIA_POCI SPIA_SOMI	EQEP1_STR_OBE	MCANA_TX MCAN_TX	CLB_OUTP_UTXBAR7	EPWM10_B		EPWM3_B
GPIO2	EPWM2_A	EMU1		OUTPUTXB_AR1	PMBUSA_S_DA	SPIA_PICO SPIA_SIMO	SCIA_TX	FSIRXA_D1	I2CB_SDA	EPWM10_A	MCANB_TX CANA_TX	EPWM4_A
GPIO3	EPWM2_B	OUTPUTXB_AR2		OUTPUTXB_AR2	PMBUSA_S_CL	SPIA_CLK	SCIA_RX	FSIRXA_D0	I2CB_SCL		MCANB_RX CANA_RX	EPWM4_B
GPIO4	EPWM3_A	I2CA_SCL	MCANA_TX MCAN_TX	OUTPUTXB_AR3	CANA_TX	SPIB_CLK	EQEP2_STR_OBE	FSIRXA_CL_K	CLB_OUTP_UTXBAR6	EPWM11_B	SPIA_POCI SPIA_SOMI	EPWM1_A
GPIO5	EPWM3_B	I2CA_SDA	OUTPUTXB_AR3	MCANA_RX MCAN_RX	CANA_RX	SPIA_PTE SPIA_STE	FSITXA_D1	CLB_OUTP_UTXBAR5	SCIA_RX			EPWM1_B
GPIO6	EPWM4_A	OUTPUTXB_AR4	SYNCOUT	EQEP1_A		SPIB_POCI	FSITXA_D0		FSITXA_D1	USB0_IVBU_SVALID	CLB_OUTP_UTXBAR8	EPWM2_A
GPIO7	EPWM4_B	EPWM2_A	OUTPUTXB_AR5	EQEP1_B		SPIB_PICO SPIA_SIMO	FSITXA_CL_K	CLB_OUTP_UTXBAR2	SCIA_TX		MCANA_RX CANA_RX	EPWM2_B

Table 3-12. GPIO Muxed Pins (continued)

0	1	2	3	5	6	7	9	10	11	13	14	15
GPIO26	OUTPUTXB_AR3	EQEP2_IND_EX		OUTPUTXB_AR3	SPIB_CLK		FSITXA_D0	PMBUSA_C_TL	I2CA_SDA	EQEP3_B		
GPIO27	OUTPUTXB_AR4	EQEP2_STR_OBE		OUTPUTXB_AR4	SPIB_PTE		FSITXA_CL_K	PMBUSA_A_LERT	I2CA_SCL	EQEP3_STR_OBE		
GPIO28	SCIA_RX		EPWM7_A	OUTPUTXB_AR5	EQEP1_A		EQEP2_STR_OBE	LINA_TX	SPIB_CLK SPIA_CLK	ERRORSTS	I2CB_SDA	
GPIO29	SCIA_TX		EPWM7_B	OUTPUTXB_AR6	EQEP1_B		EQEP2_IND_EX	LINA_RX	SPIB_PTE SPIA_STE	ERRORSTS	I2CB_SCL	
GPIO30	CANA_RX		SPIB_PICO	OUTPUTXB_AR7	EQEP1_STR_OBE		FSIRXA_CL_K	MCANA_RX MCAN_RX	EPWM1_A	EQEP3_IND_EX		
GPIO31	CANA_TX		SPIB_POCI	OUTPUTXB_AR8	EQEP1_IND_EX		FSIRXA_D1	MCANA_TX MCAN_TX	EPWM1_B			
GPIO32	I2CA_SDA	EQEP1_IND_EX	SPIB_CLK SPIA_CLK	EPWM8_B EPWM4_B	LINA_TX		FSIRXA_D0	MCANB_RX CANA_TX	PMBUSA_S_DA	ADCSOCBO		
GPIO33	I2CA_SCL		SPIB_PTE	OUTPUTXB_AR4	LINA_RX		FSIRXA_CL_K	MCANB_RX CANA_RX	EQEP2_B	ADCSOCAO		SCIC_RX
GPIO34	OUTPUTXB_AR1				PMBUSA_S_DA						I2CB_SDA	
GPIO35	SCIA_RX	SPIA_POCI SPIA_SOMI	I2CA_SDA	MCANB_RX CANA_RX	PMBUSA_S_CL	LINA_RX	EQEP1_A	PMBUSA_C_TL	EPWM5_B			TDI
GPIO37	OUTPUTXB_AR2	SPIA_PTE SPIA_STE	I2CA_SCL	SCIA_TX	MCANB_TX CANA_TX	LINA_TX	EQEP1_B	PMBUSA_A_LERT	EPWM5_A			TDO
GPIO39					MCAN_RX		EQEP2_IND_EX			SYNCOUT	EQEP1_IND_EX	
GPIO40	SPIB_PICO		EMU0	EPWM2_B	PMBUSA_S_DA	FSIRXA_D0	SCIB_TX	EQEP1_A	LINA_TX		CLB_OUTP_UTXBAR4	EQEP3_STR_OBE
GPIO41	EPWM7_A		EMU1	EPWM2_A	PMBUSA_S_CL	FSIRXA_D1	SCIB_RX	EQEP1_B	LINA_RX	EPWM12_B	SPIB_POCI	
GPIO42		LINA_RX	OUTPUTXB_AR5	PMBUSA_C_TL	I2CA_SDA	SCIC_RX		EQEP1_STR_OBE	CLB_OUTP_UTXBAR3			
GPIO43			OUTPUTXB_AR6	PMBUSA_A_LERT	I2CA_SCL	SCIC_TX	PMBUSA_A_LERT	EQEP1_IND_EX	CLB_OUTP_UTXBAR4			
GPIO44			OUTPUTXB_AR7	EQEP1_A	PMBUSA_S_DA	FSITXA_CL_K	PMBUSA_C_TL	CLB_OUTP_UTXBAR3	FSIRXA_D0		LINA_TX	
GPIO45			OUTPUTXB_AR8			FSITXA_D0	PMBUSA_A_LERT	CLB_OUTP_UTXBAR4				

Table 3-12. GPIO Muxed Pins (continued)

0	1	2	3	5	6	7	9	10	11	13	14	15
GPIO46			LINA_TX	MCANA_TX MCAN_TX		FSITXA_D1	PMBUSA_SDA					
GPIO47			LINA_RX	MCANA_RX		CLB_OUTP_UTXBAR2	PMBUSA_SCL					
GPIO48	OUTPUTXB_AR3		CANA_TX	MCANA_TX MCAN_TX	SCIA_TX		PMBUSA_SDA					
GPIO49	OUTPUTXB_AR4		CANA_RX	MCANA_RX MCAN_RX	SCIA_RX		LINA_RX			FSITXA_D0		
GPIO50	EQEP1_A			MCANA_TX	SPIB_PICO		I2CB_SDA				FSITXA_D1	
GPIO51	EQEP1_B			MCANA_RX	SPIB_POCI		I2CB_SCL				FSITXA_CLK	
GPIO52	EQEP1_STR_OBE			CLB_OUTP_UTXBAR5	SPIB_CLK		SYNCOUT				FSIRXA_D0	
GPIO53	EQEP1_IND_EX			CLB_OUTP_UTXBAR6	SPIB_PTE		ADCSOCAO	MCANB_RX			FSIRXA_D1	
GPIO54	SPIA_PICO			EQEP2_A	OUTPUTXB_AR2		ADCSOCBO	LINA_TX			FSIRXA_CLK	
GPIO55	SPIA_POCI			EQEP2_B	OUTPUTXB_AR3		ERRORSTS	LINA_RX				
GPIO56	SPIA_CLK	CLB_OUTP_UTXBAR7	MCANA_TX	EQEP2_STR_OBE	SCIB_TX		SPIB_PICO	I2CA_SDA	EQEP1_A		FSIRXA_D1	
GPIO57	SPIA_PTE	CLB_OUTP_UTXBAR8	MCANA_RX	EQEP2_IND_EX	SCIB_RX		SPIB_POCI	I2CA_SCL	EQEP1_B		FSIRXA_CLK	
GPIO58				OUTPUTXB_AR1	SPIB_CLK		LINA_TX	MCANB_TX	EQEP1_STR_OBE		FSIRXA_D0	
GPIO59				OUTPUTXB_AR2	SPIB_PTE		LINA_RX	MCANB_RX	EQEP1_IND_EX			
GPIO60	EPWM12_B		MCANA_TX	OUTPUTXB_AR3	SPIB_PICO							
GPIO61			MCANA_RX	OUTPUTXB_AR4	SPIB_POCI					MCANB_RX		
GPIO62	EPWM10_A	OUTPUTXB_AR3		MCANA_TX	SCIA_TX		PMBUSA_SDA					USB0_OIDPULLUP
GPIO63	EPWM10_B	OUTPUTXB_AR4		MCANA_RX	SCIA_RX		LINA_RX					USB0_OSPEED
GPIO64	SCIA_RX	EPWM11_A	EPWM7_A	OUTPUTXB_AR5	EQEP1_A		EQEP2_STR_OBE	LINA_TX	SPIB_CLK	ERRORSTS	I2CB_SDA	USB0_OSSUSPEND
GPIO65	EQEP1_A	EPWM11_B			SPIB_PICO		MCANA_TX		I2CA_SCL		USB0_OFSD_1N	

Table 3-12. GPIO Muxed Pins (continued)

0	1	2	3	5	6	7	9	10	11	13	14	15
AIO251												
AIO252												

4 Application Code Migration From F280013x/15x to F28P55x

The following section describes code changes when migrating from F280013x/15x to F28P55x. Software examples for the new features in F28P55x are also discussed in this section.

4.1 C2000Ware Header Files

Header files for both F280013x/15x and F28P55x devices are available in C2000Ware under the device_support sub directory.

4.2 Linker Command Files

Linker command files for both F280013x/15x and F28P55x devices are available in C2000Ware under the device_support sub directory. Both F280013x/15x and F28P55x, have to be compiled to the Embedded Application Binary Interface (EABI) format, section names would also need to conform to the EABI standard.

4.3 C2000Ware Examples

C2000Ware has examples specific for both F280013x/15x and F28P55x devices.

5 Specific Use Cases Related to F28P55x New Features

This section outlines the new examples in C2000Ware for the F28P55x device to support the new features on F28P55x that do not exist on F280013x/15x.

5.1 AES

C2000Ware has examples that demonstrate the encryption and decryption capabilities of the AES module.

5.2 PGA

C2000Ware has examples that demonstrate the capability of the new PGA on the F28P55x device.

5.3 USB

C2000Ware has examples that support the USB module that is on the F28P55x.

6 EABI Support

Both F280013x/15x and F28P55x devices use the Embedded Application Binary Interface (EABI) format for the binary executable output.

6.1 Flash API

F280013x/15x has one Flash bank. F28P55x has up to five Flash banks. Both F280013x/15x and F28P55x Flash API library is compiled for EABI format. Sector sizes are the same for all the devices. The Flash wait-state configuration requirement is the different between the two devices due to the higher operating frequency of the F28P55x. These features are summarized in [Table 6-1](#).

Table 6-1. Flash API Differences

Feature	F280013x/15x	F28P55x
Library Name	FlashAPI_F280013x/15x_FPU32.lib	FlashAPI_F28P55x_FPU32.lib
Library Executable Output	EABI	EABI
Erase, Blank-check, Program and Verify	Operation on one bank	Operation on five banks
Sector Size	1K x 16-bit word	1K x 16-bit word
Flash Wait States	2 (120MHz)	3 (150MHz)
Flash API Major Version	2	4
FlashAPI Minor Version	0	0

7 References

- Texas Instruments: [*TMS320F280013x Microcontrollers Technical Reference Manual*](#)
- Texas Instruments: [*TMS320F280015x Microcontrollers Technical Reference Manual*](#)
- Texas Instruments: [*TMS320F28P55x Microcontrollers Technical Reference Manual*](#)
- Texas Instruments: [*TMS320F280013x Microcontrollers Data Sheet*](#)
- Texas Instruments: [*TMS320F280015x Microcontrollers Data Sheet*](#)
- Texas Instruments: [*TMS320F28003x Microcontrollers Data Sheet*](#)

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated