# Errata TMS320F28P55x Real-Time MCUs Silicon Errata Silicon Revision 0



#### ABSTRACT

This document describes the known exceptions to the functional specifications (advisories). This document may also contain usage notes. Usage notes describe situations where the device's behavior may not match presumed or documented behavior. This may include behaviors that affect device performance or functional correctness.

# **Table of Contents**

1 Usage Notes and Advisories Matrices	2
1.1 Usage Notes Matrix	2
1.2 Advisories Matrix	2
2 Nomenclature, Package Symbolization, and Revision Identification	
2.1 Device and Development-Support Tool Nomenclature	
2.2 Devices Supported	3
2.3 Package Symbolization and Revision Identification	4
3 Silicon Revision 0 Usage Notes and Advisories	7
3.1 Silicon Revision 0 Usage Notes	7
3.2 Silicon Revision 0 Advisories	9
4 Documentation Support	
5 Trademarks	
6 Revision History	
•	

# **List of Figures**

Figure 2-1. Package Symbolization for PDT Package – Automotive	4
Figure 2-2. Package Symbolization for PZ Package – Automotive	
Figure 2-3. Package Symbolization for PZ Package – Non-Automotive	4
Figure 2-4. Package Symbolization for PNA Package – Automotive	
Figure 2-5. Package Symbolization for PNA Package – Non-Automotive	
Figure 2-6. Package Symbolization for PM Package – Automotive	
Figure 2-7. Package Symbolization for PM Package – Non-Automotive	
Figure 2-8. Package Symbolization for RSH Package – Non-Automotive	
Figure 3-1. Undesired Trip Event and Blanking Window Expiration	
Figure 3-2. Resulting Undesired ePWM Outputs Possible.	
Figure 3-3. Pipeline Diagram of the Issue When There are no Stalls in the Pipeline	
Figure 3-4. Pipeline Diagram of the Issue if There is a Stall in the E3 Slot of the Instruction I1	
Figure 3-5. Pipeline Diagram With Workaround in Place	

# List of Tables

Table 1-1. Usage Notes Matrix	2
Table 1-2. Advisories Matrix	
Table 2-1. Revision Identification	
Table 3-1. ADCCTL2 Register	10
Table 3-2. OTP Revision Number Location	
Table 3-3. Memories Impacted by Advisory	28



# **1 Usage Notes and Advisories Matrices**

Table 1-1 lists all usage notes and the applicable silicon revisions. Table 1-2 lists all advisories, modules affected, and the applicable silicon revisions.

## 1.1 Usage Notes Matrix

Table 1-1. Usage Notes Matrix		
NUMBER	TITLE	SILICON REVISIONS AFFECTED
		0
Section 3.1.1	PIE: Spurious Nested Interrupt After Back-to-Back PIEACK Write and Manual CPU Interrupt Mask Clear	Yes
Section 3.1.2	Caution While Using Nested Interrupts	Yes
Section 3.1.3	Security: The primary layer of defense is securing the boundary of the chip, which begins with enabling JTAGLOCK and Zero-pin Boot to Flash feature	Yes

# 1.2 Advisories Matrix

### Table 1-2. Advisories Matrix

MODULE	DESCRIPTION	SILICON REVISIONS AFFECTED
		0
ADC	ADC: Interrupts may Stop if INTxCONT (Continue-to-Interrupt Mode) is not Set	Yes
ADC	ADC: Degraded ADC Performance With ADCCLK Fractional Divider	Yes
ADC	ADC: Enable Power to All ADCs to Avoid Incorrect VREFHI/VREFLO Behavior	Yes
ADC	ADC: OSDETECT (Open/Shorts Detect) Logic Not Present	Yes
ADC	ADC: There is a Resistive Path Between the Shared Analog Inputs Present on the VREFHI/VREFLO Pins	Yes
BOR	BOR: VDDIO Between 2.45 V and 3.0 V can Result in Multiple XRSn Pulses	Yes
CMPSS	CMPSS: COMPxLATCH May Not Clear Properly Under Certain Conditions	Yes
MCAN	Message Order Inversion When Transmitting From Dedicated Tx Buffers Configured With Same Message ID	Yes
ePWM	ePWM: An ePWM Glitch can Occur if a Trip Remains Active at the End of the Blanking Window	Yes
ePWM	ePWM: Trip Events Will Not be Filtered by the Blanking Window for the First 3 Cycles After the Start of a Blanking Window	Yes
eQEP	eQEP: Position Counter Incorrectly Reset on Direction Change During Index	Yes
Flash	Flash: Single-Bit ECC Error Interrupt is Not Generated	Yes
FPU	FPU: FPU-to-CPU Register Move Operation Preceded by Any FPU 2p Operation	Yes
GPIO	GPIO: 5V Signal Cannot Drive Low When 20mA Drive Mode is Enabled for Select GPIOs	Yes
GPIO	GPIO: Open-Drain Configuration may Drive a Short High Pulse	Yes
LIN	LIN: Inconsistent Sync Field Error (ISFE) Flag/Interrupt Not Set When Sync Field is Erroneous	Yes
MCD	MCD: Missing Clock Detect Should be Disabled When the PLL is Enabled (PLLCLKEN = 1)	Yes
Memory	Memory: Prefetching Beyond Valid Memory	Yes
Memory	MPOST: Execution of Memory Power-On Self-Test will not Execute on Some Early Material	Yes
SYSTEM	SYSTEM: Multiple Successive Writes to CLKSRCCTL1 Can Cause a System Hang	Yes
USB	USB: USB DMA Event Triggers are not Supported	Yes
Watchdog	Watchdog: WDKEY Register is not EALLOW-Protected	Yes

# 2 Nomenclature, Package Symbolization, and Revision Identification 2.1 Device and Development-Support Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all DSP devices and support tools. Each DSP commercial family member has one of three prefixes: TMX, TMP, or TMS (for example, **TMS**320F28P550SJ). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX and TMDX) through fully qualified production devices and tools (TMS and TMDS).

Device development evolutionary flow:

- **TMX** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- **TMP** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.
- TMS Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

TMDX Development-support product that has not yet completed Texas Instruments internal qualification testing.

**TMDS** Fully-qualified development-support product.

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

#### 2.2 Devices Supported


This document supports the following devices:

- TMS320F28P550SJ
- TMS320F28P550SG
- TMS320F28P550SD
- TMS320F28P559SJ-Q1
- TMS320F28P559SG-Q1




# 2.3 Package Symbolization and Revision Identification

Figure 2-1, Figure 2-2, Figure 2-3, Figure 2-4, Figure 2-5, Figure 2-6, Figure 2-7, and Figure 2-8 show the package symbolization. Table 2-1 lists the silicon revision codes.




Package Pin 1

4


















Table 2-1. Revision	Identification
---------------------	----------------

SILICON REVISION CODE	SILICON REVISION	REVID <sup>(1)</sup> Address: 0x5D00C	COMMENTS <sup>(2)</sup>
Blank	0	0x0000 0001	This silicon revision is available as TMX.

(1) Silicon Revision ID

(2) For orderable device numbers, see the PACKAGING INFORMATION table in the *TMS320F28P55x Real-Time Microcontrollers* data sheet.



# 3 Silicon Revision 0 Usage Notes and Advisories

This section lists the usage notes and advisories for this silicon revision.

#### 3.1 Silicon Revision 0 Usage Notes

This section lists all the usage notes that are applicable to silicon revision 0.

# 3.1.1 PIE: Spurious Nested Interrupt After Back-to-Back PIEACK Write and Manual CPU Interrupt Mask Clear

#### **Revisions Affected:** 0

Certain code sequences used for nested interrupts allow the CPU and PIE to enter an inconsistent state that can trigger an unwanted interrupt. The conditions required to enter this state are:

- 1. A PIEACK clear is followed immediately by a global interrupt enable (EINT or asm(" CLRC INTM")).
- 2. A nested interrupt clears one or more PIEIER bits for its group.

Whether the unwanted interrupt is triggered depends on the configuration and timing of the other interrupts in the system. This is expected to be a rare or nonexistent event in most applications. If it happens, the unwanted interrupt will be the first one in the nested interrupt's PIE group, and will be triggered after the nested interrupt re-enables CPU interrupts (EINT or asm(" CLRC INTM")).

**Workaround:** Add a NOP between the PIEACK write and the CPU interrupt enable. Example code is shown below.

```
//Bad interrupt nesting code
PieCtrlRegs.PIEACK.all = 0xFFFF;
EINT;
//Good interrupt nesting code
PieCtrlRegs.PIEACK.all = 0xFFFF;
asm(" NOP");
EINT;
//Wait for PIEACK to exit the pipeline
//Enable nesting in the CPU
```

#### 3.1.2 Caution While Using Nested Interrupts

#### **Revisions Affected:** 0

If the user is enabling interrupts using the EINT instruction inside an interrupt service routine (ISR) in order to use the nesting feature, then the user must disable the interrupts before exiting the ISR. Failing to do so may cause undefined behavior of CPU execution.

7



# 3.1.3 Security: The primary layer of defense is securing the boundary of the chip, which begins with enabling JTAGLOCK and Zero-pin Boot to Flash feature

### Revisions Affected: 0

Device security relies on the premise that unauthorized code is not allowed to enter the device and execute under any circumstances. To that end, the device provides two features that a user concerned about security should always enable.

### • JTAGLOCK

When enabled in the USER OTP area of flash, the JTAGLOCK feature disables JTAG access (for example, debugger connection) to resources on the device, blocking an unauthorized party from using the JTAG interface to download any code into the device. When JTAGLOCK is enabled, the user can still allow an authorized party to unlock it by entering a password, or they can lock it permanently by programming a password value of all all-zeros.

### Zero-pin Boot to Flash

The external bootloaders built into the TI ROM do not perform any authentication of the downloaded code. Enabling the Zero-pin boot option along with a flash boot mode in the USER OTP blocks all pin-based external bootloader options (for example, SCI, CAN, Parallel) from running at boot by forcing the boot process to jump immediately to internal flash after the base boot ROM execution concludes. For highest security, the Secure Flash boot mode can be chosen. This enables a pre-check of the flash code by the base boot ROM before jumping to it.

If JTAG is locked permanently and the Zero-pin Boot to Flash option is enabled, programming tools that communicate with the device through JTAG or the built-in bootloaders will not work. If the ability to perform firmware upgrades is desired, the user must pre-store code in flash to securely manage and perform the update.

# 3.2 Silicon Revision 0 Advisories

This section lists all the advisories that are applicable to silicon revision 0.

Advisory	ADC: Interrupts may Stop if INTxCONT (Continue-to-Interrupt Mode) is not Set
Revisions Affected	0
Details	If ADCINTSELxNx[INTxCONT] = 0, then interrupts will stop when the ADCINTFLG is set and no additional ADC interrupts will occur.
	When an ADC interrupt occurs simultaneously with a software write of the ADCINTFLGCLR register, the ADCINTFLG will unexpectedly remain set, blocking future ADC interrupts.
Workarounds	1. Use Continue-to-Interrupt Mode to prevent the ADCINTFLG from blocking additional ADC interrupts:           ADCINTSEL1N2[INT1CONT] = 1;           ADCINTSEL1N2[INT1CONT] = 1;           ADCINTSEL3N4[INT3CONT] = 1;
	<ol> <li>ADCINTSEL3N4[INT4CONT] = 1;</li> <li>Ensure there is always sufficient time to service the ADC ISR and clear the ADCINTFLG before the next ADC interrupt occurs to avoid this condition.</li> <li>Check for an overflow condition in the ISR when clearing the ADCINTFLG. Check ADCINTOVF immediately after writing to ADCINTFLGCLR; if it is set, then write ADCINTFLGCLR a second time to ensure the ADCINTFLG is cleared. The ADCINTOVF register will be set, indicating an ADC conversion interrupt was lost.</li> </ol>
	<pre>AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //clear INT1 flag if(1 == AdcaRegs.ADCINTOVF.bit.ADCINT1) //ADCINT overflow { AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //clear INT1 again // If the ADCINTOVF condition will be ignored by the application // then clear the flag here by writing 1 to ADCINTOVFCLR. // If there is a ADCINTOVF handling routine, then either insert // that code and clear the ADCINTOVF flag here or do not clear // the ADCINTOVF here so the external routine will detect the // condition. // AdcaRegs.ADCINTOVFCLR.bit.ADCINT1 = 1; // clear OVF } </pre>



#### Silicon Revision 0 Usage Notes and Advisories Advisory ADC: Degraded ADC Performance With ADCCLK Fractional Divider **Revisions Affected** 0 Details Using fractional SYSCLK-to-ADCCLK dividers (controlled by the ADCCTL2.PRESCALE field) has been shown to cause degradation in ADC performance on this device. See Table 3-1. Table 3-1. ADCCTL2 Register REDUCED PERFORMANCE BIT FIELD VALUE DESCRIPTION 3–0 PRESCALE 0001 ADCCLK = SYSCLK/1.5 ADCCLK = SYSCLK/2.5 0003 NORMAL PERFORMANCE FIELD VALUE DESCRIPTION BIT 3–0 PRESCALE 0000 ADCCLK = SYSCLK/1.0 0002 ADCCLK = SYSCLK/2.0 ...

#### Workaround

Use even PRESCALE clock divider values. Even PRESCALE values result in integer clock dividers which do not impact the ADC performance.

Advisory	ADC: Enable Power to All ADCs to Avoid Incorrect VREFHI/VREFLO Behavior
Revisions Affected	0
Details	If all ADCs are not enabled there will be a weak pulldown to VSSA present on both the VREFHI and VREFLO signal paths, this impacts all reference selections. The pulldown will cause a voltage droop on the respective reference, which will cause an error the ADC conversion.
Workaround	Enable all ADCs via their ADCPWDNZ bit(set to 1) in ADCTL1 register even if the ADC is not used by the system.




# Advisory ADC: OSDETECT (Open/Shorts Detect) Logic Not Present

# Revisions Affected 0

#### Details

The OSDETECT register has been removed from the ADC chapter and registers section of the *TMS320F28P55x Real-Time Microcontrollers Technical Reference Manual*. This feature is not present in revision 0 silicon.



#### Workaround

The control registers have been removed in revision 0 silicon. This circuit is not present.

Advisory	ADC: There is a Resistive Path Between the Shared Analog Inputs Present on the VREFHI/VREFLO Pins	
Revisions Affected	0	
Details	When the ADC reference is set to VDDA/VSSA, the VREFHI and VREFLO pins may be used as additional input channels to the ADCs on the device. The VREFHI pin is shared with ADC inputs D20 and E20 channels; and the VREFLO pin is shared with ADC inputs A13, B13, C13, D1, and E13. In this reference mode, there is a resistive connection between these two pins.	
Workaround	There is no issue if the VREFHI and VREFLO pins are used for the analog reference. If the pins are used as analog inputs it is recommended to only drive one of the two, and float the other.	



Advisory	BOR: VDDIO Between 2.45 V and 3.0 V can Result in Multiple XRSn Pulses
Revisions Affected	0
Details	The BOR can generate repeating XRSn assertions and deassertions when the VDDIO supply voltage is between 2.45 V and 3.0 V. It is recommended that the XRSn pin <i>not</i> be used directly as a reset to any other devices in the system.
	The F28P55x BOR is effective for internally holding the device in a known reset state, even when these XRSn pulses are occurring. The device will not branch to application code or bootloaders, and all other pins will be held in their reset state until the VDDIO supply rises above 3.0 V.
Workarounds	<ol> <li>Ignore the extra XRSn transitions during power up, power down, and BOR events. The extra XRSn pulses will have no effect on the F28P55x device operation itself.</li> <li>If XRSn pulses would cause undesired system behavior with other system components, then do not use XRSn to drive other devices. An external voltage supervisor can be used for these applications.</li> <li>For applications that need to avoid these pulses during normal power up and power down:         <ul> <li>Power up: Follow the SR<sub>SUPPLY</sub> requirement in the Recommended Operating Conditions table of the <i>TMS320F28P55x Real-Time Microcontrollers</i> data sheet; no extra XRSn low pulses will occur.</li> <li>Power Down: To avoid any deassertion of XRSn during power down, design the power supply so that VDDIO passes through the range from 3.0 V to 2.45 V within 25 µs. If some voltage rise on XRSn is acceptable, then the time constant of the RC circuit implemented on XRSn can be calculated to ensure the voltage does not rise above a system-specified threshold.</li> </ul> </li> </ol>

Advisory	CMPSS: COMPxLATCH May Not Clear Properly Under Certain Conditions
Revisions Affected	0
Details	The CMPSS latched path is designed to retain a tripped state within a local latch (COMPxLATCH) until it is cleared by software (via COMPSTSCLR) or by PWMSYNC.
	COMPxLATCH is set indirectly by the comparator output after the signal has been digitized and qualified by the Digital Filter. The maximum latency expected for the comparator output to reach COMPxLATCH may be expressed in CMPSS module clock cycles as:
	LATENCY = 1 + (1 x FILTER_PRESCALE) + (FILTER_THRESH x FILTER_PRESCALE)
	When COMPxLATCH is cleared by software or by PWMSYNC, the latch itself is cleared as desired, but the data path prior to COMPxLATCH may not reflect the comparator output value for an additional LATENCY number of module clock cycles. If the Digital Filter output resolves to a logical 1 when COMPxLATCH is cleared, the latch will be set again on the following clock cycle.
Workarounds	Allow the Digital Filter output to resolve to logical 0 before clearing COMPxLATCH.
	If COMPxLATCH is cleared by software, the output state of the Digital Filter can be confirmed through the COMPSTS register prior to clearing the latch. For instances where a large LATENCY value produces intolerable delays, the filter FIFO may be flushed by reinitializing the Digital Filter (via CTRIPxFILCTL).
	If COMPxLATCH is cleared by PWMSYNC, the user application should be designed such that the comparator trip condition is cleared at least LATENCY cycles before PWMSYNC is generated.



ons Affected 0
Multiple Tx Buffers are configured with the same Message ID. Transmission of these Tx buffers is requested sequentially in ascending order with a delay between the individual Tx requests. Depending on the delay between the individual Tx requests, the Tx Buffers may not be transmitted in the expected ascending order of the Tx Buffer number.
First, write the group of Tx messages with same Message ID to the Message RAM. Then, request transmission of all of these messages concurrently by a single write access to <b>TXBAR</b> . Use the Tx FIFO instead of dedicated Tx Buffers for the transmission of several messages with the same Message ID in a specific order.
First, write the group of Tx messages with same Message ID to the Me request transmission of all of these messages concurrently by a single <b>TXBAR</b> .

#### Advisory ePWM: An ePWM Glitch can Occur if a Trip Remains Active at the End of the Blanking Window **Revisions Affected** 0 Details The blanking window is typically used to mask any PWM trip events during transitions which would be false trips to the system. If an ePWM trip event remains active for less than three ePWM clocks after the end of the blanking window cycles, there can be an undesired glitch at the ePWM output. Figure 3-1 illustrates the time period which could result in an undesired ePWM output. 3 ePWM cycles Blanking Window Blanking Window **Blanking Complete** Active Undesired Trip Trip Source Trip Active Trip Inactive Active-to-Inactive Transition Figure 3-1. Undesired Trip Event and Blanking Window Expiration Figure 3-2 illustrates the two potential ePWM outputs possible if the trip event ends within 1 cycle before or 3 cycles after the blanking window closes. ePWM Output Pin (Possibility A) Active Trip Active Trip (Trip interrupt will be issued) State State State State ePWM Output Pin (Possibility B) Active Trip Active State (Trip interrupt will not be issued) State State Figure 3-2. Resulting Undesired ePWM Outputs Possible Workaround Extend or reduce the blanking window to avoid any undesired trip action. ePWM: Trip Events Will Not be Filtered by the Blanking Window for the First Advisory 3 Cycles After the Start of a Blanking Window **Revisions Affected** 0 Details The Blanking Window will not blank trip events for the first 3 cycles after the start of a Blanking Window, DCEVTFILT may continue to reflect changes in the DCxEVTy signals. If DCEVTFILT is enabled, this may impact subsequent subsystems that are configured (for example, the Trip Zone submodule, TZ interrupts, ADC SOC, or the PWM output). Workaround Start the Blanking Window 3 cycles before blanking is required. If a Blanking Window is needed at a period boundary, start the Blanking Window 3 cycles before the beginning of

the next period. This works because Blanking Windows persist across period boundaries.



Advisory	eQEP: Position Counter Incorrectly Reset on Direction Change During Index								
Revisions Affected									
Details	While using the PCRM = 0 configuration, if the direction change occurs when the index input is active, the position counter (QPOSCNT) could be reset erroneously, resulting in an unexpected change in the counter value. This could result in a change of up to $\pm 4$ counts from the expected value of the position counter and lead to unexpected subsequent setting of the error flags.								
	While using the PCRM = 0 configuration [that is, Position Counter Reset on Index Event (QEPCTL[PCRM] = 00)], if the index event occurs during the forward movement, then the position counter is reset to 0 on the next eQEP clock. If the index event occurs during the reverse movement, then the position counter is reset to the value in the QPOSMAX register on the next eQEP clock. The eQEP peripheral records the occurrence of the first index marker (QEPSTS[FIMF]) and direction on the first index event marker (QEPSTS[FIDF]) in QEPSTS registers. It also remembers the quadrature edge on the first index marker so that same relative quadrature transition is used for index event reset operation.								
	If the direction change occurs while the index pulse is active, the module would still continue to look for the relative quadrature transition for performing the position counter reset. This results in an unexpected change in the position counter value.								
	The next index event without a simultaneous direction change will reset the counter properly and work as expected.								
Workarounds	Do not use the PCRM = 0 configuration if the direction change could occur while the index is active and the resultant change of the position counter value could affect the application.								
	Other options for performing position counter reset, if appropriate for the application [such as Index Event Initialization (IEI)], do not have this issue.								

Advisory	Flash: Single-Bit ECC Error Interrupt is Not Generated
Revisions Affected	0
Details	If the single-bit ECC error threshold is configured as 0, the single-bit error interrupt is not generated when there is a single-bit error.
Workaround	Set the error threshold bit field (FLASH_ECC_REGS ERR_THRESHOLD.ERR_THRESHOLD field) to a value greater than or equal to 1. Note that the default value of the threshold bit field is 0.



Advisory	FPU: FPU-to-CPU Register Move Operation Preceded by Any FPU 2p Operation
<b>Revisions Affected</b>	0

#### Details

This advisory applies when a multicycle (2p) FPU instruction is followed by a FPU-to-CPU register transfer. If the FPU-to-CPU read instruction source register is the same as the 2p instruction destination, then the read may be of the value of the FPU register before the 2p instruction completes. This occurs because the 2p instructions rely on data-forwarding of the result during the E3 phase of the pipeline. If a pipeline stall happens to occur in the E3 phase, the result does not get forwarded in time for the read instruction.

The 2p instructions impacted by this advisory are MPYF32, ADDF32, SUBF32, and MACF32. The destination of the FPU register read must be a CPU register (ACC, P, T, XAR0...XAR7). This advisory does not apply if the register read is a FPU-to-FPU register transfer.

In the example below, the 2p instruction, MPYF32, uses R6H as its destination. The FPU register read, MOV32, uses the same register, R6H, as its source, and a CPU register as the destination. If a stall occurs in the E3 pipeline phase, then MOV32 will read the value of R6H before the MPYF32 instruction completes.

#### **Example of Problem:**

MPYF32 R6H, R5H, R0H	; 2p FPU instruction that writes to R6H
F32TOUI16R R3H, R4H ADDF32 R2H, R2H, R0H	; delay slot
MOV32 *SP, R2H MOV32 @XAR3, R6H	; alignment cycle ; FPU register read of R6H

Figure 3-3 shows the pipeline diagram of the issue when there are no stalls in the pipeline.

	Instruction	F1	F2	D1	D2	R1	R2	E	w		
		I	FPU pip	eline	>	R1	R2	E1	E2	E3	Comments
Il	MPYF32 R6H, R5H, R0H    MOV32 *XAR7++, R4H	Il									
I2	F32TOUI16R R3H, R4H	I2	I1								
I3	ADDF32 R3H, R2H, R0H    MOV32 *SP, R2H	I3	I2	Il							
I4	MOV32 @XAR3, R6H	I4	I3	I2	I1						
			I4	Ι3	I2	I1					
				I4	I3	I2	I1				
					I4	I3	I2	I1			
						I4	I3	I2	I1		
							14	13	I2	<u>11</u>	I4 samples the result as it enter. the R2 phase. The product R6H=R5H*R0H (II) finishes computing in the E3 phase, but is forwarded as an operand to I4. This makes I4 appear to be a 2p instruction, but I4 actually takes 3p cycles to compute.
								I4	I3	I2	
									I4	I3	

Figure 3-3. Pipeline Diagram of the Issue When There are no Stalls in the Pipeline



#### Advisory (continued) FPU: FPU-to-CPU Register Move Operation Preceded by Any FPU 2p Operation

	Instruction	F1	F2	D1	D2	R1	R2	E	w		Comments
			FPU pip	eline>	•	R1	R2	E1	E2	E3	
I1	MPYF32 R6H, R5H, R0H    MOV32 *XAR7++, R4H	Il									
I2	F32TOUI16R R3H, R4H	I2	I1								
I3	ADDF32 R3H, R2H, R0H    MOV32 *SP, R2H	I3	I2	I1							
I4	MOV32 @XAR3, R6H	I4	I3	I2	I1						
			I4	I3	I2	I1					
				I4	I3	I2	I1				
					I4	I3	I2	I1			
						I4	I3	I2	I1		
							<u>14</u>	13	12	I1 (STALL)	I4 samples the result as it enters the R2 phase, but I1 is stalled in E3 and is unable to forward the product of R5H*R0H to I4 (R6H does not have the product yet due to a design bug). So, I4 reads the old value of R6H.
							I4	13	12	Il	There is no change in the pipeline as it was stalled in the previous cycle. I4 had already sampled the old value of R6H in the previous cycle.
								I4	IЗ	I2	Stall over

Figure 3-4 shows the pipeline diagram of the issue if there is a stall in the E3 slot of the instruction I1.

# Figure 3-4. Pipeline Diagram of the Issue if There is a Stall in the E3 Slot of the Instruction I1

#### Workaround

Treat MPYF32, ADDF32, SUBF32, and MACF32 in this scenario as 3p-cycle instructions. Three NOPs or non-conflicting instructions must be placed in the delay slot of the instruction.

The C28x Code Generation Tools v.6.2.0 and later will both generate the correct instruction sequence and detect the error in assembly code. In previous versions, v6.0.5 (for the 6.0.x branch) and v.6.1.2 (for the 6.1.x branch), the compiler will generate the correct instruction sequence but the assembler will not detect the error in assembly code.

#### **Example of Workaround:**

MPYF32 R6H, R5H, R0H    MOV32 *XAR7++, R4H F32TOUI16R R3H, R4H ADDF32 R2H, R2H, R0H	; 3p FPU instruction that writes to R6H ; delay slot
MOV32 *SP, R2H	; delay slot
NOP	; alignment cycle
MOV32 @XAR3, R6H	; FPU register read of R6H

Figure 3-5 shows the pipeline diagram with the workaround in place.



#### Advisory (continued) FPU: FPU-to-CPU Register Move Operation Preceded by Any FPU 2p Operation

	Instruction	F1	F2	D1	D2	R1	R2	Е	w		
			FPU pip	eline>	>	R1	R2	E1	E2	E3	Comments
I1	MPYF32 R6H, R5H, R0H    MOV32 *XAR7++, R4H	Il									
I2	F32TOUI16R R3H, R4H	I2	I1								
I3	ADDF32 R3H, R2H, R0H    MOV32 *SP, R2H	I3	I2	I1							
I4	NOP	I4	I3	I2	I1						
I5	MOV32 @XAR3, R6H	I5	I4	I3	I2	I1					
			I5	I4	I3	I2	I1				
				I5	I4	I3	I2	I1			
					I5	I4	I3	I2	I1		
						I5	I4	I3	I2	I1 (STALL)	Due to one extra NOP, I5 does not reach R2 when I1 enters E3; thus, forwarding is not needed.
						I5	I4	I3	I2	Il	There is no change due to the stall in the previous cycle.
							15	I4	I3	12	Il moves out of E3 and I5 moves to R2. R6H has the result of R5H*R0H and is read by I5. There is no need to forward the result in this case.
								Ι5	I4	I3	

Figure 3-5. Pipeline Diagram With Workaround in Place

Advisory	GPIO: 5V Signal Cannot Drive Low When 20mA Drive Mode is Enabled for Select GPIOs
Revisions Affected	0
Details	GPIOs 2, 3, 9, and 32 have support for 5V level TTL signals, and also have a selectable drive strength (either 4mA or 20mA) in order to enable fast plus mode for PMBUS communications. This is controlled with the DRIVESEL bit in the IO_DRVSEL register in the analog subsystem module. If the voltage on the GPIO pin is above VDDIO + 0.3V and the DRIVESEL bit = 1, then the GPIO will not be able to drive the pin to a logical low.
Workaround	If the voltage level on the GPIOs in question is kept to VDDIO + $0.3V$ or below, there is no impact to the functional behavior of the device. If voltage levels at the pin are above VDDIO + $0.3V$ , then the DRIVESEL bit should be set to "0", disabling the higher drive strength to the GPIO. In this scenario, fast plus mode is no longer supported; and the max clock rate of the PMBUS is 400kHz, supporting fast mode only.



Advisory	GPIO: Open-Drain Configuration may Drive a Short High Pulse
Revisions Affected	0
Details	Each GPIO can be configured to an open-drain mode using the GPxODR register. However, an internal device timing issue may cause the GPIO to drive a logic-high for up to 0–10 ns during the transition into or out of the high-impedance state.
	This undesired high-level may cause the GPIO to be in contention with another open- drain driver on the line if the other driver is simultaneously driving low. The contention is undesirable because it applies stress to both devices and results in a brief intermediate voltage level on the signal. This intermediate voltage level may be incorrectly interpreted as a high level if there is not sufficient logic-filtering present in the receiver logic to filter this brief pulse.
Workaround	<pre>If contention is a concern, do not use the open-drain functionality of the GPIOs; instead, emulate open-drain mode in software. Open-drain emulation can be achieved by setting the GPIO data (GPxDAT) to a static 0 and toggling the GPIO direction bit (GPxDIR) to enable and disable the drive low. For an example implementation, see the code below.</pre> <pre>void main(void) {     // GPIO configuration     EALLOW;</pre>

Advisory	LIN: Inconsistent Sync Field Error (ISFE) Flag/Interrupt Not Set When Sync Field is Erroneous							
Revisions Affected	0							
Details	During LIN communications, if the Sync field received (on RX) is erroneous (that is, if the Sync field receives any value other than 0x55), the LIN does not set the ISFE Flag in the SCIFLR.ISFE register or trigger the ISFE interrupt. Communication gets terminated without data being received or the RX receive interrupt being set. There is no way for an application to detect an error in the Sync field. The application can detect if the Sync field is completely blank or if the Sync field is not received within the given tolerances (as explained in the <i>TMS320F28P55x Real-Time Microcontrollers Technical Reference Manual</i> , but the application cannot detect any error in the value of Sync field.							
Workarounds	<b>Method 1:</b> Keep polling the SCIFLR.RXRDY flag and time out if it is not set within a certain amount of time.							
	Use the following steps as a guideline:							
	<ol> <li>Poll for the SCIFLR.BUSY flag to set.</li> <li>Once the BUSY flag goes high, poll for the SCIFLR.RXRDY flag. Concurrently within this loop, also have a SW timeout, which times out and exits the loop if the RXRDY flag is not set within a user-defined time interval.</li> </ol>							
	<b>Method 2:</b> Configure the CPU timer to interrupt if the RX interrupt is not triggered. This method does not use CPU bandwidth.							
	Use the following steps as a guideline:							
	<ol> <li>Configure XINT to trigger an ISR when the LINRX goes from high to low (indicating LIN is busy).</li> <li>Inside the XINT ISR, configure the CPU timer, which starts timing the frame completion.</li> <li>If the frame is received correctly with the correct Sync field, it should trigger the LIN RX ISR, inside which you can turn off the timer so that you do not get a false timeout.</li> <li>If the frame is not received correctly, it does not trigger the LIN RX ISR but triggers the CPU timer ISR (timeout occurred), which indicates an error in the Sync field.</li> </ol>							



Advisory	MCD: Missing Clock Detect Should be Disabled When the PLL is Enabled (PLLCLKEN = 1)	
Revisions Affected	0	
Details	The PLL has a limp mode feature to provide a slow PLLRAWCLK output even if its input OSCCLK is absent. Independently, the Missing Clock Detect (MCD) circuit will forcibly switch the system clock source to INTOSC1 when a missing OSCCLK input is detected. The MCD mux to switch between these system clock sources is not ensured to be glitch-free when both clock sources (PLLRAWCLK and INTOSC1) are still active. In rare cases, this may lead to unpredictable device behavior during a missing clock failure event.	
Workarounds	When the PLL is used by the system (PLLCLKEN = 1), disable the MCD by writing MCDCR.MCLKOFF = 1.	
	The Dual Clock Comparator (DCC) circuit can be configured to quickly detect if the SYSCLK frequency drops outside the desired frequency to its limp mode due to a missing clock event.	
	When the system is operating in PLL bypass mode (PLLCLKEN = 0), the MCD circuit can still be used to detect missing clock events and switch the clock source to INTOSC1.	

Advisory	MPOST: Execution of Memory Power-On Self-Test will not Execute on Some Early Material		
Revisions Affected	0		
Details	MPOST (Memory Power-On Self-Test) can be used in functional-safety applications to test the device memory on power up. This feature is activated by writing to the Z1_GPREG2.MPOST and Z1_DIAG.MPOST_EN bits using the DCSM Security tool. On impacted material, MPOST will not execute even if the Z1_GPREG2.MPOST and Z1_DIAG.MPOST_EN bits are written to.		
Workaround	None. MPOST will not be able to execute. Fixed material will have an OTP revision number greater than 1. The OTP revision number can be determined using Table 3-2. Table 3-2. OTP Revision Number Location		
	ADDRESS	8-bit MSB	8-bit LSB

ADDRESS	8-bit MSB	8-bit LSB	
0x0007 2232	0x5A	OTP revision	



Advisory	Memory: Prefetching Beyond Valid Memory		
Revisions Affected	0		
Details	The C28x CPU prefetches instructions beyond those currently active in its pipeline. If the prefetch occurs past the end of valid memory, then the CPU may receive an invalid opcode.		
Workaround	<b>M1 –</b> The prefetch queue is 8 x16 words in depth. Therefore, code should not come within 8 words of the end of valid memory. Prefetching across the boundary between two valid memory blocks is all right.		
	Example 1: M1 ends at address 0x7FF and is not followed by another memory block. Code in M1 should be stored no farther than address 0x7F7. Addresses 0x7F8–0x7FF should not be used for code.		
	Example 2: M0 ends at address 0x3FF and valid memory (M1) follows it. Code in M0 can be stored up to and including address 0x3FF. Code can also cross into M1, up to and including address 0x7F7.		
	Table 3-3. Memories Impacted by Advisory		
	MEMORY TYPE	ADDRESSES IMPACTED	
	M1	0x0000 07F8-0x0000 07FF	

Advisory	SYSTEM: Multiple Successive Writes to CLKSRCCTL1 Can Cause a System Hang	
<b>Revisions Affected</b>	0	
Details	When the CLKSRCCTL1 register is written more than once without delay between writes, the system can hang and can only be recovered by an external XRSn reset or Watchdog reset. The occurrence of this condition depends on the clock ratio between SYSCLK and the clock selected by OSCCLKSRCSEL, and may not occur every time.	
	If this issue is encountered while using the debugger, then after hitting pause, the program counter will be at the Boot ROM reset vector.	
	Implementing the workaround will avoid this condition for any SYSCLK to OSCCLK ratio.	
Workaround	Add a software delay of 300 SYSCLK cycles using an NOP instruction after every write to the CLKSRCCTL1 register.	
	Example:	
	ClkCfgRegs.CLKSRCCTL1.bit.INTOSC20FF=0; // Turn on INTOSC2 asm(" RPT #250    NOP"); // Delay of 250 SYSCLK Cycles asm(" RPT #50    NOP"); // Delay of 50 SYSCLK Cycles ClkCfgRegs.CLKSRCCTL1.bit.OSCCLKSRCSEL = 0; // Clk Src = INTOSC2 asm(" RPT #250    NOP"); // Delay of 250 SYSCLK Cycles asm(" RPT #50    NOP"); // Delay of 50 SYSCLK Cycles	
	C2000Ware_3_00_00_00 and later revisions will have this workaround implemented.	



Advisory	USB: USB DMA Event Triggers are not Supported		
Revisions Affected	0		
Details	The USB module generates inadvertent extra DMA requests, causing the FIFO to overflow (on IN endpoints) or underflow (on OUT endpoints). This causes invalid IN DATA packets (larger than the maximum packet size) and duplicate receive data.		
Workaround	None		

Advisory	Watchdog: WDKEY Register is not EALLOW-Protected	
Revisions Affected	0	
Details	The WDKEY register is not EALLOW-protected. Issuing the EALLOW and EDIS instructions to write to this register is not required. To enable software reuse on other devices where WDKEY is EALLOW-protected, using EALLOW and EDIS is recommended.	
Workaround	None	



# **4** Documentation Support

For device-specific data sheets and related documentation, visit the TI web site at: https://www.ti.com.

For more information regarding the TMS320F28P55x devices, see the following documents:

- TMS320F28P55x Real-Time Microcontrollers data sheet
- TMS320F28P55x Real-Time Microcontrollers Technical Reference Manual

# 5 Trademarks

All trademarks are the property of their respective owners.

# **6 Revision History**

DATE	REVISION	NOTES
April 2024	*	Initial Release

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated