

TI High Speed Designs Wideband Dual Transmit Solution With Integrated Local Oscillator



TI High Speed Designs

TI High Speed Designs are analog solutions created by TI's analog experts. TI High Speed Designs offer the theory, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of useful circuits. Circuit modifications that help to meet alternate design goals are also discussed.

Design Resources

TIDA-00409	Tool Folder Containing Design Files
TSW38J84	Product Folder
DAC38J84	Product Folder
TRF3722	Product Folder
TRF3705	Product Folder




[ASK Our E2E Experts](#)
[WEBENCH® Calculator Tools](#)

Circuit Description

The TIDA-00409 reference design provides a platform to demonstrate a wideband dual transmit solution that incorporates an integrated local oscillator (LO). The reference design uses the 2.5-GSPS DAC38J84 device with the high-performance modulators TRF3722 (including an integrated PLL/VCO) and TRF3705. The TRF3722 and TRF3705 can be combined to form a dual transmit solution with the TRF3722 generating the LO for both modulators. The interface between the DAC38J84 and the modulators is discussed as well as measurements showing the combined performance of the DAC and modulators. The measurements illustrate the bandwidth performance, output third-order intercept performance, harmonic distortion, and sideband suppression (SBS) performance.

Featured Applications

- Wireless Infrastructure:
 - CDMA: IS95, UMTS, CDMA2000, TD-SCDMA
 - LTE, TD-LTE, LTE Advanced
 - TDMA: GSM, EDGE, MC-GSM
- Diversity Transmitter
- Point-to-Point Microwave Backhaul
- Software Defined Radios (SDR)
- RF Repeaters, Distributed Antenna Systems
- Cable Infrastructure





An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

1 System Description

The TIDA-00409 reference design demonstrates a high-performance dual radio frequency (RF) transmitter. The reference design includes the 2.5-GSPS Quad DAC38J84, which is a JESD204B compliant digital-to-analog converter (DAC). The quad DAC supports two separate I/Q channels to drive two modulators. One I/Q pair interfaces to the TRF3722 modulator with an integrated PLL/VCO. The other pair interfaces with the TRF3705 modulator. The output frequency of the TRF3722 and TRF3705 is up to 4 GHz, and the solution can output up to 1 GHz of bandwidth.

2 Block Diagram

Figure 1 shows a simplified representation of the TSW38J84 evaluation module (EVM).




Figure 1. TSW38J84 Block Diagram

2.1 Analog Output

The DAC38J84 is a current sourcing, high-speed DAC with an adjustable full-scale current of up to 30 mA. The full-scale output current from the DAC38J84 can be calculated by [Equation 1](#). V_{EXTIO} is 0.9 V and typically R_{BIAS} is set to 1.9 k Ω and `coarse_dac` is set to 10, which sets the full-scale current at 20 mA. Note that there is an additional constant bias current of 2.5 mA for each IOUT pin, so the typical range of the output current for a 20-mA full-scale current is from 2.5 to 22.5 mA.

$$IOUT_{FS} = \frac{(\text{coarse_dac} + 1)}{16} \times \frac{V_{EXTIO}}{R_{BIAS}} \times 64 \quad (1)$$

To calculate the common mode voltage, first calculate the mid code current given by [Equation 2](#) for $IOUT_{BIAS}$ and the total DC impedance to ground. When the DAC drives two parallel 50- Ω resistors to ground for a total DC resistance of 25 Ω , this drive translates into a common-mode voltage at IOUT of:

$$IOUT_{BIAS} = \frac{IOUT_{FS}}{2} + 2.5 \text{ mA} \quad (2)$$

$$V_{CM} = IOUT_{BIAS} \times 25 \text{ } \Omega$$

$$V_{CM} = 312.5 \text{ mV} \quad (3)$$

The single-ended voltage swing at each IOUT pin can be calculated by multiplying the full-scale current by the total AC impedance seen by each DAC output pin. For [Figure 1](#), the total AC impedance per leg is also 25 Ω .

$$V_{SE} = IOUT_{FS} \times 25 \text{ } \Omega \quad (4)$$

So the single-ended voltage range with a 20-mA full scale and the diagram shown in [Figure 1](#) is 62.5 to 562.5 mV, which is within the output compliance voltage of the DAC38J84. The differential voltage swing between terminals IOUTP and IOUTN is:

$$V_{DIFF} = 2 \times V_{SE} = 1 \text{ V}_{PP} \quad (5)$$

2.2 Low-Pass Filter

The zero-order hold output of the DAC will produce images at multiples of the sampling rate plus and minus the DAC output frequency. A low-pass filter is typically used to filter out these images before the modulator to prevent unwanted signals from showing up at the RF output. The corner frequency and order of the filter is dependent on the required filtering of the images and other undesired signals, such as the second-order distortion (HD2) and third-order distortion (HD3). Because the DAC38J84 is capable of such high sampling rates, a low-pass filter can typically be used to eliminate HD2 and HD3 from the output spectrum. Using a low-pass filter also allows for correction of the LO feedthrough using the digital offset feature of the DAC38J84.

The low-pass filter on the TSW38J84 is a filter module designed by Soshin Electronic Company for approximately 650 MHz of bandwidth. A filter module will typically provide better filter matching between the I and Q paths, which will improve the SBS performance while also creating a smaller overall solution that would be achieved with an LC filter. The TSW38J84 EVM does contain placeholders for an LC filter so that the user can design a filter to meet their system requirements.

2.3 LO Interface

The TRF3722 LO output can be used to drive the TRF3705 LO input while maintaining high performance. Note that harmonics of the LO will cause poor SBS, so filtering must be used between the LO ports of the TRF3705 and TRF3722. For more details, see the application report *LO Harmonic Effects on I/Q Balance and Sideband Suppression in Complex I/Q Modulators*.[\[1\]](#)

2.4 RF Matching Network

The RF output is AC-coupled and is designed for a 50- Ω environment. The output matching network shown in [Figure 1](#) is designed to be a broadband matching network and provides good performance across the frequency range of the device. However, for narrow bandwidths, modify the output matching to optimize performance within a selected band. The RF output s-parameters are available on the ti.com product pages for the [TRF3722](#) and [TRF3705](#) for RF simulation programs. These files can be used to design a proper matching network for the desired RF band.

3 Measured Performance

For the measurements presented in Figure 2, the input data rate is 614.4 MSPS with four times the interpolation. This data rate sets the DAC output rate at 2457.6 MSPS, which is near its maximum sampling rate. This configuration can be replicated by configuring the TSW38J84 GUI as shown in Figure 2.

The screenshot shows the TSW3XJ8X GUI with the following configuration details:

- Navigation:** Quick Start | DAC3XJ8X | LMK04828 | TRF3722 | Low Level View | Check ALARMS | USB Status | Reconnect USB ?
- Step 1 - Choose Clock Mode:** EVM Clocking Mode: Onboard
- Step 2 - Choose DAC Configuration:**
 - Device: DAC38J84
 - Number of SerDes Lanes: 8
 - DAC Data Input Rate: 614.4 MSPS
 - Interpolation: 4
- Step 3 - Choose Output RF:**
 - Mode: Fractional
 - RF Target Frequency [MHz]: 1840
 - Ref Frequency: 122.88 MHz
 - PFD Frequency: 15.36 MHz
- DAC Calculated Results:**
 - DAC Output Rate: 2457.6 MSPS
 - JESD204B Mode (LMFS): 8411
 - FPGA Clock: 153.6 MHz
 - SerDes Linerate: 6144 Mbps
- LO Calculated Results:**
 - VCO Frequency: 3680 MHz
 - PFD Frequency: 15.36 MHz
 - Fraction: 12160 kHz
 - RF Frequency: 1840 MHz
 - RF Stepsize: 4.57764E-7 MHz
 - CAL_CLK_FREQ: 0.48 MHz
- Step 5 - Program EVM:**
 - 1. Program LMK04828, toggle DAC RESETB Pin, program DAC3XJ8X
 - 2. Reset DAC JESD Core
 - 3. Trigger SYSREF
 - 4. Program TRF3722
- Buttons:** 1. Program LMK04828 and DAC3XJ8X, 2. Program TRF3722, 3. Reset DAC JESD Core, 4. Trigger LMK04828 SYSREF
- Status:** DAC RESETB Pin: Not in RESET

Figure 2. TSW38J84 GUI Configuration

3.1 Output Power versus LO Frequency

The output power is measured using a single tone out of the DAC at 5 MHz and then varying the LO frequency. Figure 3 shows the P_{OUT} response by varying the RF from 400 to 4000 MHz. The matching network shown in Section 2 will affect the output flatness. For lower frequencies, use a larger DC blocking capacitor.




Figure 3. Output Power versus LO Frequency

3.2 Baseband Bandwidth Response

The baseband bandwidth is measured by sweeping the DAC output frequency and while keeping the TRF3722 and TRF3705 LO frequency constant. An external LO is used for the TRF3705 with an LO power of 0 dBm. The baseband 3-dB gain bandwidth response is just under 700 MHz and the 1-dB corner is roughly around 550 MHz. The baseband bandwidth is typically limited by the filter used between the DAC and the modulator.




Figure 4. Output Power versus Baseband Frequency

3.3 Unadjusted LO Feedthrough versus LO Frequency

The unadjusted LO feedthrough is measured using a single tone out of the DAC at 5 MHz and then sweeping the LO frequency for each modulator. Correct the LO feedthrough by using the digital offset correction feature of the DAC38J84.




Figure 5. Unadjusted LO Feedthrough versus LO Frequency

3.4 HD2 and HD3 versus LO Frequency

The baseband harmonic distortion is measured using a single tone out of the DAC at 5 MHz and then sweeping the LO frequency for each modulator.




Figure 6. HD2 versus LO Frequency




Figure 7. HD3 versus LO Frequency

3.5 Unadjusted SBS versus LO Frequency

The SBS performance is measured using a single tone out of the DAC at 5 MHz while sweeping the LO frequency.




Figure 8. Unadjusted SBS versus LO Frequency

3.6 Adjusted SBS

One key concern for complex transmitters is the SBS performance. For an intermediate frequency (IF) transmitter (for example, DAC output center frequency $\neq 0$ Hz) the SBS performance will have a strong impact on the RF filtering requirements. For a zero-IF (ZIF) transmitter (for example, DAC output center frequency = 0 Hz) the SBS performance will have a large impact on the error vector magnitude performance. The DAC38J84 includes some digital features to correct the sideband at the modulator output. These features include the quadrature modulation correction (QMC) block and a correction block for the digital group delay correction block. The combination of both blocks can be used to correct the SBS over a large bandwidth. In Figure 9, a 340-MHz wide signal is output from the DAC and mixed up to 1.84 GHz using the TRF3722. The yellow signal is the unadjusted SBS, the blue signal is the performance with just the QMC block on, and the red signal is with both QMC and group delay correction enabled. The unadjusted SBS performance is approximately 40 dBc down and matches the performance shown in Figure 8. The QMC was used to correct for the phase and gain mismatch between the complex signals. The group delay correction was then used to correct the remaining higher frequency sideband. For an IF transmitter, the filtering requirements are relaxed by eliminating the need to filter the sideband close to the LO frequency, where the correction improved the performance by approximately 15 dB. For ZIF transmitters, the adjusted sideband shows 10 dB of improvement over 500 MHz of bandwidth.




Figure 9. Adjusted SBS

3.7 OIP3 versus LO Frequency

The output third-order intercept point (OIP3) performance versus the LO frequency is measured with two tones coming from the DAC at 4.5 MHz and 5.5 MHz. Note that the matching network used at the RF output of each modulator affects the OIP3 performance. The performance at high frequencies can be improved by designing a better matching network for the desired frequency.




Figure 10. OIP3 versus LO Frequency

3.8 OIP3 versus Baseband Frequency

The OIP3 performance versus baseband frequency is measured by shifting the baseband frequency from 5 to 700 MHz. The LO frequency is fixed at 2140 MHz and the two tones have 1-MHz spacing.




Figure 11. OIP3 versus Baseband Frequency

3.9 OIP3 versus Tone Spacing

The OIP3 performance versus tone spacing is measured by changing the spacing between the two tones from 1 to 200 MHz with the DAC output center frequency fixed at 150 MHz. The LO frequency is fixed at 1 GHz, so the RF is at 1150 MHz.




Figure 12. OIP3 versus Tone Spacing

3.10 OIP2 versus LO Frequency

The OIP2 performance is measured using a fixed DAC output frequency of 5 MHz and then sweeping the LO frequency for each modulator.




Figure 13. OIP2 versus LO Frequency

4 Conclusion

The DAC38J84 in conjunction with the TRF3722 and TRF3705 is a suitable platform across the operating ranges of each device. Together, these devices create a small, high-performance, high-bandwidth, dual transmit solution for modern communication, military, and test and measurement systems. Alternatively, using two TRF3722 modulators enables transmission at two different RFs. The solution supports RF signal bandwidths of up to 1 GHz. Note that the performance for a specified RF band can be improved by modifying the output matching network for a selected band.

5 References

1. Texas Instruments, *LO Harmonic Effects on I/Q Balance and Sideband Suppression in Complex I/Q Modulators*, Application Report ([SLWA059](#))

6 About the Author

IAN LEE is a field application associate in TI Korea and part of the Rotation Program in the HSDC application team in TI Dallas.

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.