

PMP30370RevB Test Results


1	Startup	2
2	Shutdown	4
3	Efficiency	6
4	Load Regulation	7
5	Line Regulation	8
6	Output Ripple Voltage	9
7	Input Ripple Voltage	10
8	Load Transients	12
9	Control Loop Frequency Response	14
10	Miscellaneous Waveforms	17
10.1	Switch Node	17
11	Thermal Image	21

Topology: Non-Synchronous Buck Converter

TI-Device: TPS57060-q1, Fsw approx.. 300kHz, measured Fsw 292kHz

UVLO: circuit switches OFF at 13.82V, ON at 17.38V (load current 500mA).

Unless otherwise mentioned circuit was measured with a resistive load at 0.5A output current.



1 Startup

The startup waveform is shown in the Figure 1. The input voltage was set to 18V.




Figure 1

The startup waveform is shown in the Figure 2. The input voltage was set to 36V.




Figure 2

The startup waveform is shown in the Figure 3. The input voltage was set to 48V.




Figure 3

The startup waveform is shown in the Figure 4. The input voltage was set to 60V.




Figure 4

2 Shutdown

The shutdown waveform is shown in the Figure 5. The input voltage was set to 18V. The power supply was disconnected.




Figure 5

The shutdown waveform is shown in the Figure 6. The input voltage was set to 36V. The power supply was disconnected.




Figure 6

The shutdown waveform is shown in the Figure 7. The input voltage was set to 48V. The power supply was disconnected.




Figure 7

The shutdown waveform is shown in the Figure 8. The input voltage was set to 60V. The power supply was disconnected.




Figure 8

3 Efficiency

The efficiency is shown in the Figure 9 below.
 The input voltage was set to 18V, 36V, 48V and 60V.




Figure 9

Figure 10 show the losses (Pin - Pout) with input voltage 18V, 36V, 48 and 60V




Figure 10

4 Load Regulation

The load regulation of the output is shown in the Figure 11 below.
 The input voltage was set to 18V, 36V, 48 and 60V.




Figure 11

The load regulation is less than 3mV despite device works in burst mode at 60Vin and zero load !

5 Line Regulation

The line regulation is shown in Figure 12. The output current was set to 0.5A.




Figure 12

The line regulation is less than 1.5mV at full load current 500mA !

With the same setup efficiencies and losses were calculated. This is shown in Figure 13




Figure 13

6 Output Ripple Voltage

The output ripple voltage is shown in Figure 14.




Figure 14

The output ripple is less than 10mV across input voltage range !

The output ripple voltage is shown in Figure 15.




Figure 15

7 Input Ripple Voltage

The input ripple voltage measured near C13 (with input filter) is shown in Figure 16.




Figure 16

The input ripple voltage measured near C13 is shown in Figure 17.




Figure 17

The input ripple voltage measured near C14 (no input filter) is shown in Figure 18.




Figure 18

8 Load Transients

The Figure 19 shows the response to load transients at 18V input voltage. The electronic load is switching from 0.25A to 0.5A (100Hz).




Figure 19

The Figure 20 shows the response to load transients at 36V input voltage. The load is switching from 0.25A to 0.5A (100Hz).




Figure 20

The Figure 21 shows the response to load transients at 48V input voltage.
The load is switching from 0.25A to 0.5A (100Hz).




Figure 21

The Figure 22 shows the response to load transients at 60V input voltage.
The load is switching from 0.25A to 0.5A (100Hz).




Figure 22

output voltage deviation at 50% load transient is around 40mV peak, so around 1.2%.

9 Control Loop Frequency Response

Figure 23 shows the loop response for 18Vin. Load is 0.5A.




Figure 23

Figure 24 shows the loop response for 36Vin. Load is 0.5A.




Figure 24

Figure 25 shows the loop response for 48Vin. Load is 0.5A.




Figure 25

Figure 26 shows the loop response for 60Vin. Load is 0.5A.




Figure 26

For best dynamics the transconductance error amplifier has been set close to 20kHz loop bandwidth; phase margin is still around 60 degrees.

Table 1 summarizes the results of the above measurements

Vin	18V	36V	48V	60V
Bandwidth (kHz)	18.0	18.3	18.6	18.9
Phase margin	56.6°	58.5°	60°	61.5°
slope (20dB/decade)	-1.2	-1.1	-1.1	-1.1
gain margin (dB)	-13.7	-13.5	-13.4	-13.2
slope (20dB/decade)	-1.5	-1.5	-1.4	-1.4
freq (kHz)	58	62	65	69

Table 1

10 Miscellaneous Waveforms

10.1 Switch Node

The waveform of the voltage on switch node is shown in Figure 27. Input voltage was set to 18V.




Figure 27

The waveform of the voltage on the switch node is shown in Figure 28.
Input voltage was set to 36V.





Figure 28

The waveform of the voltage on switch node is shown in Figure 29.
Input voltage was set to 48V.



The waveform of the voltage on switch node is shown in Figure 30.
Input voltage was set to **60V**.




Figure 30

even at max. input voltage 60V no ringing, no overshoot at switch node, so low RF distortion !

11 Thermal Image

Figure 31 shows the thermal image at 18V input voltage.




Figure 31

Figure 32 shows the thermal image at 36V input voltage.




Figure 32

Figure 33 shows the thermal image at 48V input voltage.




Figure 33

Figure 34 shows the thermal image at 60V input voltage.




Figure 34

At worst case condition 60V input, means losses at internal linear regulator and switching losses at internal FET, the thermal stress is well distributed and overall temperature rise around +25K only.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated