

AM62x SKEVM WITH FULTON PMIC

TABLE OF CONTENTS

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM AM62x SKEVM
04	BLOCK DIAGRAM XDS110
05	POWER BLOCK DIAGRAM
06	POWER SEQUENCE
07	I2C TREE
08	GPIO MAPPING TABLE
09	USB TYPE-C POWER
10	PERIPHERAL POWER SUPPLY-1
11	PERIPHERAL POWER SUPPLY-2
12	FULTON PMIC
13	CURRENT MONITORING DEVICES
14	SOC POWER
15	SOC POWER CAPS AND VSS
16	DDR4 INTERFACE
17	M.2 CONNECTOR
18	eMMC FLASH
19	SD CARD INTERFACE
20	OSPI INTERFACE
21	BOARD ID EEPROM & TEMPERATURE SENSORS
22	CPSW RGMII_1 ETHERNET PHY
23	CPSW RGMII_2 ETHERNET PHY
24	ETHERNET PHY CLOCK BUFFER & LED DRIVER
25	TEST AUTOMATION
26	BOOT MODE BUFFER & SWITCHES
27	XDS110 DEBUGGER
28	JTAG BUFFER
29	JTAG 20 PIN cTI CONNECTOR
30	FT4232 UART TO USB BRIDGE
31	PRU HEADER
32	USER EXPANSION CONNECTOR
33	MCU HEADER
34	USB0 TYPE-C DRP
35	USB1 TYPE A CONNECTOR
36	OLDI DISPLAY INTERFACE
37	CSI INTERFACE
38	IO EXPANDER
39	AUDIO CODEC
40	HDMI INTERFACE

PAGE	CONTENTS
41	OSCILLATOR
42	RESET
43	ACCESSORIES

REV	A
VER	0.09

REVISION HISTORY


VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
0.01	29 AUG 2022	Drafted from E1 Schematics. R651 value changed to 1K. DNI'd R618 and R676.Changed the I2C buffer parts to TCA9517DR. Changed the part SN74AVC4T245RSVR to SN74AVC4T245DGVR	Mistral Design Team		
0.02	08 SEP 2022	Added the second GPIO Expander U110 Part# TCA6408ARGTR	Mistral Design Team		
0.03	21 SEP 2022	Changed the Current monitors Res Filter values from 10E to 0E to the Sense pins.	Mistral Design Team		
0.04	19 OCT 2022	Added Testpoint to TEMP_DIODE_P pin of SoC. Changed the GPIO_OLDI_RSTn net name to GPIO_TS_RSTn.	Mistral Design Team		
0.05	24 OCT 2022	Changed the Fulton PMIC part from TPS6521903RHBR to TPS6521904RHBR. Mounted R699 and DNI'd R123. DNI'd the current monitor section of U36	Mistral Design Team		
0.06	3 Nov 2022	Changed the DDR4 part from MT40A1G16KD-062E IT:E to MT40A1G16TB-062E IT:F. Changed the eMMC part from MTFC16GAPALBH-IT to MTFC32GAZAQHD-IT.	Mistral Design Team		
0.07	15 Nov 2022	Removed the PMIC_STBY connection from SOC to PMIC.	Mistral Design Team		
0.08	22 Nov 2022	Added 2x 47uF on VCC_5V0. DNI'd C432, C433(10uF) and changed C415 to 4.7uF. Added 22pF CAP across R108	Mistral Design Team		
0.09	1 Dec 2022	Removed MMC2 connector section (J18) and associated resistors	Mistral Design Team		

Designed for TI by Mistral Solutions Pvt Ltd



Title REVISION HISTORY			
Size	PROC142A(002)		Rev
C			A
Date:	Thursday, December 01, 2022	Sheet 2 of 44	

BLOCK DIAGRAM



Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM AM62x SKEVM

Size

PROC142A(002)


Rev

A


Date: Tuesday, November 22, 2022

Sheet 3 of 44

BLOCK DIAGRAM_XDS110



POWER BLOCK DIAGRAM



Designed for TI by Mistral Solutions Pvt Ltd



Title POWER BLOCK DIAGRAM

Size

PROC142A(002)




Rev

A


Date: Tuesday, November 22, 2022

Sheet 5 of 44

POWER SEQUENCE



I2C TREE



Note: INA231 VDDR_CORE Add 0x41 Indicates DNI

Designed for TI by Mistral Solutions Pvt Ltd



Title I2C TREE		
Size	PROC142A(002)	Rev
C		A
Date:	Tuesday, November 22, 2022	Sheet 7 of 44

GPIO MAPPING TABLE

SL NO.	GPIO DESCRIPTION	GPIO NETNAME	Functionality	GPIO USED	SOC MUXED SIGNAL NAME	DIRECTION WITH RESPECT TO CONTROL	DEFAULT STATE	ACTIVE STATE	VOLTAGE DOMAIN ON SOC SIDE	VOLTAGE CONNECTED ON SKEVM
1	Enable for WLAN Interface	SoC_WLAN_EN_1V8	ENABLE	GPIO0_71	MMC2_SDCD	OUTPUT	LOW	HIGH	VDDSHV6	SoC_DVDD1V8
2	WLAN Interrupt	SoC_WLAN_IRQ_1V8	INTERRUPT	GPIO0_72	MMC2_SDWP	INPUT	HIGH	LOW	VDDSHV6	SoC_DVDD1V8
3	Enable for BT Interface	BT_EN_SOC_3V3	ENABLE	MCU_GPIO0_1	MCU_SPI0_CS0	OUTPUT	HIGH	LOW	VDDSHV_MCU	SoC_DVDD3V3
4	CPSW Ethernet PHY Interrupt	CPSW_RGMII_INTn/PRU_INTn	INTERRUPT	GPIO1_31	EXTINTn	INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
	PRU Connector Interrupt									
	PMIC_INTn									
5	OSPI Reset Control GPIO	GPIO_OSPI_RSTn	RESET	GPIO0_12	OSPI0_CSn1	OUTPUT	HIGH	LOW	VDDSHV1	SoC_DVDD1V8
6	OSPI Interrupt	OSPI_INTn	INTERRUPT	GPIO0_13	OSPI0_CSn2	INPUT	HIGH	LOW	VDDSHV1	SoC_DVDD1V8
7	SD Card IO Voltage Select	VSEL_SD	ENABLE	GPIO0_31	GPMC0_CLK	OUTPUT	LOW	HIGH	VDDSHV3	SoC_DVDD3V3
8	IO Expander Interrupt	MCU_GPIO0_15	INTERRUPT	MCU_GPIO0_15	MCU_MCAN1_TX	INPUT	HIGH	LOW	VDDSHV_CANUART	SoC_DVDD3V3
9	TEST GPIO1 from Test Automation Connector/ User Interrupt Push Button									
10	User Test LED 1	SOC_GPIO1_49	GPIO	GPIO1_49	MMC1_SDWP	OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
IO EXPANDER - 01										
1	CPSW Ethernet PHY-2 Reset Control GPIO	GPIO_CPSW2_RST	RESET	IO EXPANDER - P01		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
2	CPSW Ethernet PHY-1 Reset Control GPIO	GPIO_CPSW1_RST	RESET	IO EXPANDER - P01		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
3	PRU Board Detection	PRU_DETECT	DETECTION	IO EXPANDER - P02		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
4	SD Card Load Switch Enable	MMC1_SD_EN	ENABLE	IO EXPANDER -P03		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
5	SOC eFuse Voltage(VPP=1.8V) Regulator Enable	VPP_LDO_EN	ENABLE	IO EXPANDER - P04		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
6	EXP CONN 3.3V Power Switch Enable	EXP_PS_3V3_EN	ENABLE	IO EXPANDER - P05		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
7	EXP CONN 5V Power Switch Enable	EXP_PS_5V0_EN	ENABLE	IO EXPANDER - P06		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
8	EXP CONN HAT Board Detection	RPI_HAT_DETECT	DETECTION	IO EXPANDER - P07		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
9	M.2 Connector Alert	WLAN_ALERT_3V3	ALERT	IO EXPANDER – P10		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
10	M.2 Connector WAKEUP	BT_UART_WAKE_SOC_3V3	WAKEUP	IO EXPANDER – P11		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
11	SOC UART1 Mux Select	UART1_MUX_SEL	SELECT	IO EXPANDER - P12		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
12	Enable for Wilink Level Translators	WL_LT_EN	ENABLE	IO EXPANDER - P13		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
13	HDMI Transmitter Reset Control GPIO	GPIO_HDMI_RSTn	RESET	IO EXPANDER - P14		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
14	Raspberry Pi Camera CSIO GPIO1	CSI_GPIO1	INPUT/OUTPUT	IO EXPANDER - P15		NA	NA	NA	VDDSHV0	SoC_DVDD3V3
15	Raspberry Pi Camera CSIO GPIO2	CSI_GPIO2	INPUT/OUTPUT	IO EXPANDER - P16		NA	NA	NA	VDDSHV0	SoC_DVDD3V3
16	PRU Power Switch Enable	PRU_3V3_EN	ENABLE	IO EXPANDER - P17		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
17	HDMI Interrupt	HDMI_INTn	INTERRUPT	IO EXPANDER - P20		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
18	TEST GPIO2 from Test Automation Connector	TEST_GPIO2	GPIO for communications with AM62x	IO EXPANDER - P21		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
19	MCASP2 Enable and Direction Control	AUD_BUF_EN	ENABLE	IO EXPANDER - P22		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
20		WL_BUF_EN	ENABLE	IO EXPANDER - P23		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
21		AUD_BUF_CLK_DIR	DIRECTION CONTROL	IO EXPANDER - P24		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
22		WL_BUF_CLK_DIR	DIRECTION CONTROL	IO EXPANDER - P25		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
23	OLDI Display Touch Interrupt	TS_INT#	INTERRUPT	IO EXPANDER - P26		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
24	User Test LED 2	IO_EXP_TEST_LED	GPIO	IO EXPANDER - P27		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
IO EXPANDER - 02										
1	M.2 Connector SDIO Reset Control GPIO	WLAN_SDIO_RST_3V3	RESET	IO EXPANDER – P0		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
2	OLDI Display Reset control	GPIO_TS_RSTn	RESET	IO EXPANDER – P1		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
3	Audio Codec Reset Control GPIO	GPIO_AUD_RSTn	DETECTION	IO EXPANDER – P2		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
4	eMMC Reset control GPIO	GPIO_eMMC_RSTn	RESET	IO EXPANDER – P3		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3

Designed for T1 by Mistral Solutions Pvt Ltd



Title GPIO MAPPING TABLE

Size

PROC142A(002)

Rev

A

Date:

Tuesday, November 22, 2022


Sheet

8

of


44

USB TYPE-C POWER



I2C Slave Address	Port1	Port2
I2C2 (Default)	0x38	0x3F
I2C1	0x20	0x24

EXTERNAL POWER PATH FOR SOURCING, 5V/0.5A



Designed for T1 by Mistral Solutions Pvt Ltd



Title USB TYPE-C POWER


Size PROC142A(002)

Date: Tuesday, November 22, 2022


Sheet 9 of 44

Rev A

PERIPHERAL POWER SUPPLY-1



GROUND TEST POINTS



Designed for T1 by Mistral Solutions Pvt Ltd




Title PERIPHERAL POWER SUPPLY -1		
Size C	Variant Name = PROC142A(002)	Rev A
Date: Tuesday, November 22, 2022	Sheet 10	of 44


PERIPHERAL POWER SUPPLY-2

VinMin = 4.5V
VinMax = 24V
Vout = 3.3V @ 6A


3.3V, 6.0AMPS SUPPLY



1.0V, 0.5AMPS SUPPLY (ETHERNET)



1.8V VPP, 0.5AMPS SUPPLY



Designed for TI by Mistral Solutions Pvt Ltd



Title PERIPHERAL POWER SUPPLY-2

Size PROC142A(002)




Rev

Date: Tuesday, November 22, 2022

Sheet 11 of 44

FULTON PMIC

PMIC REGULATORS	VOLTAGE RAIL	CURRENT (mA)
BUCK 1	VCC_CORE (0.85V)	2700
BUCK 2	VCC_1V8	995
BUCK 3	VDD_1V2	936
LDO 1	VDDSHV_SDIO	50
LDO 2	VDD_LDO2	150
LDO 3	VDDA1V8	200
LDO 4	VDD_2V5	300









Designed for T1 by Mistral Solutions Pvt Ltd




Title SOC POWER SUPPLY		
Size	PROC142A(002)	Rev
C		A
Date:	Tuesday, November 22, 2022	Sheet 12 of 44

CURRENT MONITORING DEVICES



RES Option to short VDD_CORE and VDDR_CORE rails when both are 0.85V(Both should be generated from the same source)



CORE SUPPLY	ARRAY CORE SUPPLY	Assembly
0.75 VDD_CORE	0.85 VDDR_CORE	DNI R699 and Mount R123
0.85 VDD_CORE	0.85 VDDR_CORE	DNI R123 and Mount R699


INA I2C SLAVE ADDRESS		
POWER SOURCE	SUPPLY NET	SLAVE ADDRESS (IN HEX)
VCC_CORE	VDD_CORE	40
VCC_3V3_SYS	SoC_DVDD3V3	4C
VCC_1V8	SoC_DVDD1V8	45
VDDA1V8	VDDA_1V8	4D
VCC1V2_DDR	VDD_DDR4	47

Designed for T1 by Mistral Solutions Pvt Ltd




Title CURRENT MONITORING DEVICES		
Size	PROC142A(002)	Rev
C		A
Date:	Tuesday, November 22, 2022	Sheet 13 of 44


SOC POWER




1.8V Analog SUPPLY



CORE SUPPLY



3.3V/1.8V MMC1 SUPPLY




Designed for TI by Mistral Solutions Pvt Ltd




Title	SOC POWER		
Size	Variant Name = PROC142A(002)	Rev	
C		A	
Date:	Tuesday, November 22, 2022	Sheet	14 of 44


SOC POWER DECAPS




Place one 0.1uF cap near each Pin




Place one 0.1uF cap near each Pin



Place one 0.1uF cap near each Pin




Place one 0.1uF cap near each Pin



Place one 0.1uF cap near each Pin

SOC VSS




Designed for T1 by Mistral Solutions Pvt Ltd




Title SOC POWER CAPS & SOC VSS

Size	Rev	
C	Variant Name = PROC142A(002)	
Date:	Tuesday, November 22, 2022	Sheet 15 of 44

DDR		H5		
DDR0_DQ0	PwrGrp:VDD\$ DDR, VDD\$_DDR_C	DDR0_DM0	DDR_LDM	
DDR0_DQ1		DDR0_DM1	DDR_UDM	
DDR0_DQ2				
DDR0_DQ3		DDR0_A0	J1	DDR_A0
DDR0_DQ4		DDR0_A1	J2	DDR_A1
DDR0_DQ5		DDR0_A2	K3	DDR_A2
DDR0_DQ6		DDR0_A3	L5	DDR_A3
DDR0_DQ7		DDR0_A4	K4	DDR_A4
DDR0_DQ8		DDR0_A5	K1	DDR_A5
DDR0_DQ9		DDR0_A6	R2	DDR_A6
DDR0_DQ10		DDR0_A7	P2	DDR_A7
DDR0_DQ11		DDR0_A8	P1	DDR_A8
DDR0_DQ12		DDR0_A9	P4	DDR_A9
DDR0_DQ13		DDR0_A10	R5	DDR_A10
DDR0_DQ14		DDR0_A11	P6	DDR_A11
DDR0_DQ15	DDR0_A12	R6	DDR_A12	
	DDR0_A13	R1	DDR_A13	
DDR0_BA0				
DDR0_BA1				
DDR0_BG0		DDR0_DQS0	E1	DDR_LDQS P
DDR0_BG1		DDR0_DQS0_N	E2	DDR_LDQS N
		DDR0_DQS1	V1	DDR_UDQS P
		DDR0_DQS1_N	V2	DDR_UDQS N
SVD4				
SVD5				
OR0_CK0				
OR0_CK0_N				
OR0_CKE0				
OR0_CKE1				
OR0_CS0_N				
OR0_CS1_N				
OR0_ODT0				
OR0_ODT1				
OR0_ACT_N				
OR0_ALERT_N				
OR0_CAL0				
OR0_CAS_N				
OR0_PAR				
OR0_RAS_N				
OR0_RESET0_N				
OR0_WE_N				



NOTE: DDR DQ Lines Swapped
Within Data Byte



DDR Signals Voltage level - 1.2V

The PCB layout shows the following components and connections:

- Power Connections:**
 - VDD_2V5:** Connected to the FL23 component (120E) at pin 1.
 - VDD_VREFCA:** Connected to the FL23 component at pin 2.
 - VDD_DDR4:** Multiple connections to various capacitors (C329, C340, C336, C344, C349, C347, C359, C350, C358, C346, C343, C354, C339) and resistors (R397, R395, R394, R118, R121, R122).
- Signal Connections:**
 - DDR_CLKP / DDR_CLKN:** Connected to resistors R397 and R395, which are then connected to a 0.01uF capacitor.
 - DDR_ALERTn:** Connected to resistor R118.
 - DDR_TEN:** Connected to resistor R121.
 - DDR_CKE:** Connected to resistor R394.
- Other Components:**
 - Capacitors:** C362, C363, C361, C328, C352, C351, C329, C340, C336, C344, C349, C347, C359, C350, C358, C346, C343, C354, C339.
 - Resistors:** R408, R407, R397, R395, R394, R118, R121, R122.
 - Inductors:** FL23 (120E).
 - Connectors:** TP43.


Designed for TI by Mistral Solutions Pvt Ltd



Title	DDR4 Interface
-------	----------------

Size	Variant Name = PROC142A(002)	Rev
C		A
Date:	Tuesday, November 22, 2022	Sheet 16 of 44

M.2 INTERFACE




Designed for T1 by Mistral Solutions Pvt Ltd




Title M.2 CONNECTOR		
Size	PROC142A(002)	Rev
C		A
Date:	Tuesday, December 06, 2022	Sheet 17 of 44


SOC - MMC Interface




eMMC FLASH



eMMC FLASH RESET




SD CARD INTERFACE




Place near SD Card Connector




OSPI FLASH




SOC OSPI INTERFACE




OSPI FLASH RESET




BOARD ID EEPROM



TEMPERATURE SENSORS



CAD NOTE: PLACE TEMP SENSOR U11 CLOSE TO SoC



CAD NOTE: PLACE TEMP SENSOR U33 CLOSE TO DDR4




Designed for T1 by Mistral Solutions Pvt Ltd



Title BOARD ID EEPROM & TEMPERATURE SENSORS

Size	PROC142A(002)	Rev
C		A
Date:	Tuesday, November 22, 2022	Sheet 21 of 44

CPSW RGMII 1 - PHY




PHY ADDRESS = 00000
Auto-negotiation Enabled
10/100/1000 advertised, Auto-MDI-X
Tx Clock Skew = 0ns
Rx Clock Skew = 2ns

Designed for T1 by Mistral Solutions Pvt Ltd





Title CPSW RGMII_1 ETHERNET PHY		
Size	PROC142A(002)	Rev
C		A
Date:	Tuesday, November 22, 2022	Sheet 22 of 44

CPSW RGMII 2 - PHY




```
PHY ADDRESS = 00001
Auto-negotiation Enabled
10/100/1000 advertised, Auto-MDI-X
Tx Clock Skew = 0ns
Rx Clock Skew = 2ns
```





LED DRIVER



Designed for T1 by Mistral Solutions Pvt Ltd



Title ETHERNET PHY CLOCK BUFFER & LED DRIVER

Size

PROC142A(002)


Rev

A


Date: Tuesday, November 22, 2022

Sheet 24 of 44


BOOTMODE IO EXPANDER



BOOT MODE BUFFERS



BOOT MODE SWITCHES



BOOT MODES SUPPORTED

1. OSPI
2. MMC1 - SD CARD
3. UART
4. eMMC
5. BACKUP BOOT OPTION

Designed for T1 by Mistral Solutions Pvt Ltd



Title BOOT MODE BUFFER & SWITCHES


Size PROC142A(002)

Rev


Date: Tuesday, November 22, 2022

Sheet 26 of 44


XDS110 DEBUGGER




I2C_TA BUS BUFFER




BOOTMODE_I2C_TA BUFFER



ISOLATION BUFFERS FOR TA SIGNALS



Pull ups(R567, R587, R517, R568, R585, R586 & R566) to VCC3V3_TA are present





Designed for T1 by Mistral Solutions Pvt Ltd




Title AUTOMATION SIGNALS BUFFER		
Size	PROC142A(002)	Rev
C		A
Date:	Tuesday, November 22, 2022	Sheet 28 of 44

JTAG SOC SECTION





BUFFER XDS110




XDS110_DIR = H: A -> B
XDS110_DIR = L: B -> A
OE = H: output = Hi-Z



CAD NOTE: Buffers U88 and U96 need to be placed closer to the cTI-20pin connector J17 to reduce Stub length of the JTAG signals.



cTI20 JTAG BUFFERS



JTAG_DIR = H: A -> B
JTAG_DIR = L: B -> A
OE = H: output = Hi-Z




Designed for T1 by Mistral Solutions Pvt Ltd




Title JTAG BUFFER		
Size	PROC142A(002)	Rev
C		A
Date:	Tuesday, November 22, 2022	Sheet 29 of 44

JTAG 20 PIN cTI CONNECTOR



Silk: cTI

JTAG CLOCK BUFFER








Designed for TI by Mistral Solutions Pvt Ltd



Title JTAG 20 PIN cTI CONNECTOR		
Size	PROC142A(002)	Rev
C		A
Date:	Tuesday, November 22, 2022	Sheet 30 of 44

FT4232 UART




Designed for T1 by Mistral Solutions Pvt Ltd




Title FT4232 UART TO USB BRIDGE		
Size	PROC142A(002)	Rev
C		A
Date:	Tuesday, November 22, 2022	Sheet 31 of 44

SOC WKUP DOMAIN




BOOTMODE PINS




NOTE: Resistors are used to isolate the BOOTMODE control logic after the value is latched

PRU HEADER




NOTE: PRU Header I/O are not fail-safe and shall not be driven when AM62x Starter Kit is not powered.


SOC GPMC




POWER SWITCH FOR PRU HEADER



USER EXPANSION CONNECTOR



POWER SWITCHES FOR USER EXPANSION CONNECTOR



NOTE:


AM62x Starter Kit shall not be powered through the 5V0 or 3V3 pins on the 40-pin User Expansion Connector.

User Expansion Connector I/O are not fail-safe and shall not be driven when AM62x Starter Kit is not powered.

5V supply of User Expansion Connector is limited to sourcing 155mA max.

3V3 supply of User Expansion Connector is limited to sourcing 500mA max.

I2C SWITCH FOR SoC_I2C2




Designed for T1 by Mistral Solutions Pvt Ltd




Title USER EXPANSION CONNECTOR		
Size	PROC142A(002)	Rev
C		A
Date:	Tuesday, December 06, 2022	Sheet 33 of 44


SOC - MCU DOMAIN



MCU HEADER



MCU_UART0 MUX



OEn	SEL	INPUT/OUTPUT An	
L	L (DEFAULT)	An=nB1	SOC - FT4232
L	H	An=nB2	SOC - MCU HEADER

Designed for T1 by Mistral Solutions Pvt Ltd



Title MCU HEADER

Size PROC142A(002)



Rev

A


Date: Tuesday, November 22, 2022

Sheet 34 of 44

USB0 TYPE-C DRP



POWER RAIL LEDS



Designed for TI by Mistral Solutions Pvt Ltd



Title	USB0 TYPE-C DRP
-------	-----------------


Size	PROC142A(002)
------	---------------

Rev


Date: Tuesday, November 22, 2022

Sheet 35 of 44


USB1 TYPE-A






Note: Recommended VBUS circuit for USB connector. Supports 5V-30V VBUS




Note: Recommended VBUS circuit for SoC_USB1_VBUS



OLDI DISPLAY INTERFACE



SoC UART1 FET SWITCH & BUFFER



Designed for T1 by Mistral Solutions Pvt Ltd



Title OLDI DISPLAY INTERFACE

Size PROC142A(002)



Rev

Date: Tuesday, November 22, 2022


Sheet 37 of 44

CSI INTERFACE

CSI CAMERA HEADER



USER TEST LEDS





Designed for T1 by Mistral Solutions Pvt Ltd





Title CSI INTERFACE & USER TEST LEDS		
Size	PROC142A(002)	Rev
C		A
Date:	Tuesday, November 22, 2022	Sheet 38 of 44

IO EXPANDERS



MCASP1 FET SWITCH & BUFFER




OEn	SEL	INPUT/OUTPUT	
		An=nB2	An=nB1
L	H (DEFAULT)	MCASP1 - CODEC	MCASP1 - HDMI
L	L	MCASP1 - CODEC	MCASP1 - HDMI

Designed for T1 by Mistral Solutions Pvt Ltd




Title			IO EXPANDER	
Size	PROC142A(002)			Rev
C				A
Date:	Tuesday, November 22, 2022	Sheet	39 of 44	


AUDIO CODEC



AUDIO CODEC RESET



CODEC I2C ADDRESS SELECTION



MFP0	MFP1	Device Address
0	0	0x18
0	1	0x19
1	0	0x1A
1	1	0x1B

Designed for T1 by Mistral Solutions Pvt Ltd



Title AUDIO CODEC

Size PROC142A(002)


Rev

Date: Tuesday, November 22, 2022


Sheet 40 of 44

HDMI INTERFACE

U12N	XAM6254ATCGHAALW
VOUT0_DATA0	U22 SoC VOUT0_DATA0
VOUT0_DATA1	W25 SoC VOUT0_DATA1
VOUT0_DATA2	W25 SoC VOUT0_DATA2
VOUT0_DATA3	W24 SoC VOUT0_DATA3
VOUT0_DATA4	Y24 SoC VOUT0_DATA4
VOUT0_DATA5	Y23 SoC VOUT0_DATA5
VOUT0_DATA6	AA25 SoC VOUT0_DATA6
VOUT0_DATA7	AA25 SoC VOUT0_DATA7
VOUT0_DATA8	W21 SoC VOUT0_DATA8
VOUT0_DATA9	W21 SoC VOUT0_DATA9
VOUT0_DATA10	V20 SoC VOUT0_DATA10
VOUT0_DATA11	AA23 SoC VOUT0_DATA11
VOUT0_DATA12	AB25 SoC VOUT0_DATA12
VOUT0_DATA13	AA24 SoC VOUT0_DATA13
VOUT0_DATA14	Y22 SoC VOUT0_DATA14
VOUT0_DATA15	AA21 SoC VOUT0_DATA15
VOUT0_PCLK	AC24 SoC VOUT0_PCLK R60 0E HDMI_PCLK
VOUT0_DE	Y20 SoC VOUT0_DE
VOUT0_VSYNC	AC25 SoC VOUT0_VSYNC
VOUT0_HSYNC	AB24 SoC VOUT0_HSYNC




HDMI ESD DEVICE




NOTE:
TPD12S016PWR has integrated pullup or pulldown resistors on the I2C and HPD lines hence no external pullup or pulldown required.

HDMI CONNECTOR



HDMI RESET




Designed for T1 by Mistral Solutions Pvt Ltd




Title HDMI INTERFACE		
Size	PROC142A(002)	Rev
C		A
Date:	Tuesday, November 22, 2022	Sheet 41 of 44

RESET



MCU WARM RESET





DEBOUNCE CIRCUIT



SOC WARM RESET



USER INTERRUPT



Designed for T1 by Mistral Solutions Pvt Ltd



Title RESET		
Size	PROC142A(002)	Rev
C		A
Date:	Tuesday, November 22, 2022	Sheet 43 of 44

HARDWARE SCHEMATICS


ASSEMBLY NOTES

- 1. All MSL components should be baked as per JEDEC standard.
- 2. PCB should be baked at 120 degree for 8 hours.
- 3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
- 4. These assemblies are ESD sensitive, ESD precautions shall be observed.
- 5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- 6. Provide serial numbers to the assembled boards for identification.
- 7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.

BARE PCB



LOGOs



LABELS


Board Serial No.



Assembly Revision



FIDUCIALS



ORDERABLE PART NO



Oderable Part Number	
Variant	Label Text
001	SK-AM62-P1
002	SK-AM62B-P1

Designed for TI by Mistral Solutions Pvt Ltd



Title HARDWARE SCHEMATICS		
Size	PROC142A(002)	Rev
C		A
Date:	Tuesday, November 22, 2022	Sheet 44 of 44