

A

B

C

D


A

B


C

D


BoosterPack Headers Site 1 (Top)




BoosterPack Headers Site 2 (Bottom)




EQEP Connectors



FSI Connector




CAN Transceiver & Connector




UART Routing

SCI_SEL1	SCI_SEL2	GPIO28/29 Route	GPIO15/56 Route
0	0	XDS110 COM Port	BP
0	1	XDS110 COM Port	NC
1	0	BP	BP
1	1	BP	XDS110 COM Port

- DEFAULT




Oscillator




By default:
 - Crystal Y2 is connected between GPIO18_X2 and GPIO19_X1.
 - GPIO18_BP AND GPIO19_BP are connected to the BoosterPack headers.

If GPIO18 and GPIO 19 are needed at the Boosterpac k Headers:
 - Remove R32 and R33, populate R36 and R37 with 0 ohm resistors
 - The F28003x device's internal oscillator will need to be used


User LEDs



CAN Routing




EQEP Routing



S5 (1, UP): QEP signals are routed to the BoosterPac k Headers (default)
 S5 (0, DOWN): QEP signals are routed to the QEP Headers


EQEP Level Shifter



DIR pin tied low through R52 by default for B to A direction.

To disable the Level Shifter:
 1. De-populate R53
 2. Place a 2.2k ohm resistor on R48 to pull-up OE






Boot Mode Select







Selected Boot Mode Chart

Mode #	GPIO24	GPIO32	Boot Mode
00	0	0	Boot from Parallel GPIO
01	0	1	Boot from SCI / Wait Mode
02	1	0	Boot from CAN
03	1	1	Boot from Flash

F28003x Device



F280013x Device



F2800137 footprint is placed inside of the F280039C footprint.
The F2800137 device pins connect to the F280039C pins.
The F2800137 device is NOT populated on the LAUNCHXL-F280039C board.



A

B

C

D


A

B


C

D


USB-C Connector




USB Isolation




Power Headers and Test Points




PWR & GND Isolation Boundary




5V & 3.3V Isolation Boundary



5V to 3.3V




System Supervisory Circuit




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

XDS110 Device



XDS110 Target Interface



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



