

## STACKUP TABLE:

Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.80mil	3.5	
3	L1 GND	Copper	0.60mil	1	
4	Dielectric 1	RO3003	8.00mil	3	
5	L2 GND	Copper	0.80mil	1	
6	Dielectric2	RO4450F	3.62mil	3.52	
7	L3 SIGNAL 1	Copper	0.60mil	1	
8	Dielectric3	RO4835 LDR0	10.70mil	3.66	
9	L4 GND	Copper	0.60mil	1	
10	Dielectric4	370HR	8.02mil	4.02	
11	L5 GNDN 2	Copper	0.60mil	1	
12	Dielectric5	370HR	10.00mil	4.34	
13	L6 SIGNAL 3	Copper	0.60mil	1	
14	Dielectric6	370HR	4.52mil	4.06	
15	L7 GND	Copper	0.80mil	1	
16	Dielectric7	370HR	5.00mil	4.34	
17	L8 BOTTOM	Copper	1.60mil	1	
18	Bottom Solder	Solder Resist	0.80mil	3.5	
19	Bottom Overlay				

THIS IS AN IMPEDANCE CONTROLLED BOARD

NOTE:


1. EXTERNAL LAYER CU THICKNESS ARE FINISHED THICKNESS AFTER PLATING.

NOTES: UNLESS OTHERWISE SPECIFIED.

- ALL VIAS ARE TENTED ON BOTH SIDES UNLESS SOLDERMASK OPENED IN GERBER.
- THE SOLDER MASK IMAGES THAT ARE THE SAME SIZE AS THE COMPONENT PADS MAY BE ENLARGED AS PER THE MANUFACTURING CAPABILITIES BUT NOT BEYOND 0.08MM PER SIDE OR 0.15MM OVERALL. ALL OTHER SOLDER MASK IMAGES SHALL NOT BE MODIFIED.
- TRACE WIDTH SHOULD BE ACCURATELY ETCHED. MAX TOLERANCE +/- 1 MIL FOR ETCHING ACCURACY NEAR THE ANTENNA REFER "ANTENNAETCHING REQUIREMENTS" DOCUMENT
- 5.9ML VIA ONLY ON PAD SHOULD BE FILLED WITH CONDUCTIVE COPPER AND SURFACE SHOULD BE FLAT. FLATNESS TOLERANCE FOR VIA ON PADS: +0.000 /- 0.001 INCHES ON TOP SIDE.
- BACKDRILLING INFO: 12 MIL DRILL AND 24 MIL PAD NEED TO BE REMOVED FROM THE BOTTOM TO LAYER 4 USE 24MIL DRILL BIT FOR BACKDRILLING ABOVE MENTIONED DRILLS. VENDOR MUST CUT L4 AND MUST NOT CUT L3.
- PRINTED WIRING BOARD SHALL COMPLY WITH REQUIREMENTS OF ANSI/J-STD-003.
- BOW AND TWIST SHALL NOT EXCEED 0.7% OF LONGEST SIDE

## IMPEDANCE TABLE

LAYER	TRACE WIDTH (mil)	TRACE SPACING (mil)	IMPEDANCE
1	10.5	-	50 OHM +/-10%
1	6.5	5.5	100 OHM +/-10%
3	5.1	-	50 OHM +/-10%
5	12	-	50 OHM +/-10%
6	6.9	-	50 OHM +/-10%
6	5	7	100 OHM +/-10%
8	7.75	-	50 OHM +/-10%
8	5.25	6.75	100 OHM +/-10%



Symbol	Count	Hole Size	Drill Layer Pair	Plated	Hole Tolerance(mil)
L	60	7.87mil (<0.200mm)	L1 TOP - L8 BOTTOM	PTH	+0/-7.87
B	727	8.00mil (<0.203mm)	L1 TOP - L8 BOTTOM	PTH	+0/-8
C	13	12.00mil (0.305mm)	L1 TOP - L8 BOTTOM	PTH	+0/-12
D	1922	12.20mil (0.310mm)	L1 TOP - L8 BOTTOM	PTH	+0/-12.2
E	8	39.37mil (<1.000mm)	L1 TOP - L8 BOTTOM	PTH	+4/-0
F	8	40.00mil (<1.016mm)	L1 TOP - L8 BOTTOM	PTH	+/-3
G	8	47.24mil (<1.200mm)	L1 TOP - L8 BOTTOM	PTH	+4/-0
H	6	70.87mil (<1.800mm)	L1 TOP - L8 BOTTOM	PTH	+/-2
I	2	118.11mil (<3.000mm)	L1 TOP - L8 BOTTOM	NPTH	+/-2
J	4	118.11mil (<3.000mm)	L1 TOP - L8 BOTTOM	PTH	+/-3
K	4	160.00mil (<4.064mm)	L1 TOP - L8 BOTTOM	PTH	+/-3
2362 Total					

DRILL TABLE: (L1-L8)


DESIGN INFORMATION	
MN. TRACK WIDTH:	<input checked="" type="checkbox"/> 4 mil
MN. CLEA. PAD SIDE:	<input type="checkbox"/> 1 mil
MN. MA. PAD SIDE:	<input checked="" type="checkbox"/> 13.274 mil
MINIMUM ANNULAR RING: 0.05mm (24L) EXTERNAL PER PC-D-275 CLASS 2 LEVEL C	
REGISTRATION TOLERANCES: METAL +/- 2 mil, HOLES +/- 3 mil HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- .3 mil	
MATERIAL:	
<input type="checkbox"/> FR-400	<input type="checkbox"/> FR-4 High Tg
<input type="checkbox"/>	<input checked="" type="checkbox"/> OTHER REFER STACKUP
THICKNESS:	<input type="checkbox"/> 62 mil (1.6mm) +/-10%
	<input checked="" type="checkbox"/> OTHER 55ML +/-10%
TOLERANCE:	
<input type="checkbox"/>	<input checked="" type="checkbox"/> OTHER +/-
BOW & TWIST:	
<input type="checkbox"/>	<input checked="" type="checkbox"/> ANSI PC-6012 TYPE 3 CLASS 2
	<input checked="" type="checkbox"/> OTHER +/- REFER NOTE [7]
DRILLING:	
<input checked="" type="checkbox"/>	AS SHOWN
	<input type="checkbox"/> NC_DRILL FILES
PTH COPPER THICKNESS:	<input checked="" type="checkbox"/> 20-30 um
	<input type="checkbox"/> OTHER
BOARD FINISH:	
<input checked="" type="checkbox"/> TOP	<input type="checkbox"/> BOTTOM
SILKSCREEN:	
<input checked="" type="checkbox"/> WHITE	<input type="checkbox"/> OTHER
SOLDER RESIST COLOR:	
<input type="checkbox"/> GREEN	<input checked="" type="checkbox"/> GOLD
<input type="checkbox"/> MATTE	<input checked="" type="checkbox"/> SEMI-GLOSS
SURFACE FINISH:	
<input type="checkbox"/> IMMERSION GOLD (ENG)	<input type="checkbox"/> ENIG
<input checked="" type="checkbox"/> TIN/SILVER OR EQUIV	<input type="checkbox"/> OTHER
ARRAY/PANEL:	
<input type="checkbox"/>	CUT AND TRIM PER M1 BOARD OUTLINE
<input type="checkbox"/>	N.C. ROUTE
<input type="checkbox"/>	V. SCORE
CERTIFICATION:	
MATERIAL AND PERFORMANCE:	MEET OR EXCEED THE REQUIREMENTS OF
<input checked="" type="checkbox"/> ANSI IPC-A-600 CLASS -> 1	<input type="checkbox"/> 2
	<input type="checkbox"/> 3
<input checked="" type="checkbox"/> RoHS	<input type="checkbox"/> OTHER PER ORDER
ALL BOARDS MUST MEET OR EXCEED UL94-VO REQUIREMENTS.	
PCB MUST BEAR THE UL94-V0 UL REGISTERED MATERIAL ID NUMBER	
ADDITIONAL REQUIREMENTS:	
MICROSECTION: <input type="checkbox"/> YES	
BARE BOARD ELEC. TEST: <input type="checkbox"/> NONE <input checked="" type="checkbox"/> REQUIRED <input type="checkbox"/> PER ORDER	
<input type="checkbox"/> XX ML HAS REQUIRE NON-CONDUCTIVE FILL AND PLANARIZE	
<input type="checkbox"/> XX ML HAS REQUIRE CONDUCTIVE FILL AND PLANARIZE	
<input type="checkbox"/> OUTER XX ML TRACES REQUIRE 50 OHM SINGLE-ENDED IMPEDANCE	
LAYER 2 & 3 (INNER LAYERS) XX ML WIDE, XX ML SPACE	
TRACES REQUIRE 100 OHM DIFFERENTIAL IMPEDANCE	




PROJECT TITLE:	MMW_LAS_RF_EVM
DESIGNED FOR:	Public Release
FILE NAME:	PR0C054_MMWLAS_RF_EVM_PcbDoc
ENGINEER:	a0271260
LAYOUT BY:	Tessolve
ALUM DESIGN VERSION:	17.1.9.592
SCALE:	1.00
W0#307308-7306-D	SHET 1/2

ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PR0C054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = FAB1			
GENERATED : 10/22/2018 10:20:44 AM	TEXAS INSTRUMENTS		


Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained herein. TI reserves the right to verify that this design meets the specifications. TI and/or its licensors do not warrant that this design, as implemented, will be suitable for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.






ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = Top Paste			
	GENERATED : 10/09/2018 2:31:18 PM	TEXAS INSTRUMENTS	


For evaluation only; not FCC approved for resale.




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = Top Overlay			
	GENERATED : 10/09/2018 2:31:18 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = Top Solder			
	GENERATED : 10/09/2018 2:31:18 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = L1 TOP			
	GENERATED : 10/09/2018 2:30:50 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = L2 GND			
	GENERATED : 10/09/2018 2:30:57 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = L3 SIGNAL 1			
	GENERATED : 10/09/2018 2:30:59 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = L4 GND			
	GENERATED : 10/09/2018 2:31:00 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = L5 SIGNAL 2			
	GENERATED : 10/09/2018 2:31:04 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = L6 SIGNAL 3			
	GENERATED : 10/09/2018 2:31:07 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = L7 GND			
	GENERATED : 10/09/2018 2:31:08 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = L8 BOTTOM			
	GENERATED : 10/09/2018 2:31:17 PM	TEXAS INSTRUMENTS	



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = Bottom Solder			
	GENERATED : 10/09/2018 2:31:19 PM	TEXAS INSTRUMENTS	



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = Bottom Overlay			
	GENERATED : 10/09/2018 2:31:20 PM		
	TEXAS INSTRUMENTS		



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: PROC054	REV: C	SUN REV: Not In VersionControl
LAYER NAME = Bottom Paste			
	GENERATED : 10/09/2018 2:31:19 PM	TEXAS INSTRUMENTS	