


# mmWave Cascade Radar RF Board



## System Description

Cascade Radar RF Board	
Integrated VCO, LO distribution, PA, LNA, ADC, 3 TX and 4 RX	
<b>AWR RF Peripherals</b>	
12x TX, 16x RX Antennas	
16 total transmitters across all 4 AWR1243 P devices	
4-element series-fed patch antenna	
20 GHz LO Star Distribution	
2x Wilkinson Power dividers fed by the Master AWR12x device LO output to Slave AWR12x devices	
<b>AWR Digital Peripherals</b>	
CSI2.0 4-lane	
600Mbps/Lane for 2.4Gbps ADC IF data per device	
QSPI Flash	
16Mbit QSPI flash for AWR firmware updates	
Serial Peripherals	
SPI, I2C, UART, GPIO	
System Temperature	
TMP112 I2C Temperature Sensors	
<b>Power</b>	
Radar Power Management IC (PMIC) Solution	
2x LP87524P Quad-Channel, Integrated FET, Buck Converters and LC filtering solution	

## Cascade Radar RF System Diagram



## Cascade Radar Evaluation Kit Diagram



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: NOT ORDERABLE	Designed for: Public Release	Mod. Date: 11/28/2018
TID #: N/A	Project Title: PROC054	
Number: PROC054 Rev. C	Sheet Title: Cover	
S/N: Revision control	Approved Version: 001	Sheet: 1 of 19
Drawn By: a0271760	Date: 11/28/2018	Size: C
File: PROC054C_Coversheet.SchDoc		http://www.ti.com
Engineer: a0271760		© Texas Instruments 2018
Contact: http://www.ti.com/mmwave		




# Cascade RF System Power


## References

4-A + 2.5-A + Two 1.5-A LP87524J-Q1 Buck Converters With Integrated Switches  
LP87524-Q1 Quad Output Single-Phase Buck Converter Evaluation Module  
XWR1243 Power Management Optimizations: Low Cost LC Filter Solution


## PMIC #1 - Master 12XX\_1 and Slave 12XX\_4




## LC Filtering, Ferrite Filtering 12XX\_1 and 12XX\_4




## PMIC #2 - Master 12XX\_2 and Slave 12XX\_3




## LC Filtering, Ferrite Filtering 12XX\_2 and 12XX\_3




## 3.3V System LDO




## XWR1243 Cascade System Power Diagram




## 12XX\_1 Reset Generation




## 12XX\_2 Reset Generation




## 12XX\_3 Reset Generation



## 12XX\_4 Reset Generation



## XWR1243 Cascade System Power Sequence Diagram




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: NOT ORDERABLE  
Designed for: Public Release  
Mod. Date: 11/28/2018  
TID #: N/A  
Project Title: PROCO54  
Sheet Title: System Power  
Number: PROCO54 Rev. C  
Sheet Version: 0001  
SVA Revision: 0001  
Drawn By: a0271760  
File: PROCO54 System Power SchDoc  
Engineer: a0271760  
Contact: http://www.ti.com/mmwave  
Texas INSTRUMENTS  
http://www.ti.com  
©Texas Instruments 2018

# LP87524P Quad-Channel Synchronous Buck PMIC - Master 12XX\_1 and Slave 12XX\_4

## References

4-A + 2.5-A + Two 1.5-A LP87524J-Q1 Buck Converters With Integrated Switches  
LP87524-Q1 Quad Output Single-Phase Buck Converter Evaluation Module  
XWR1xxx Power Management Optimizations: Low Cost LC Filter Solution




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: NOT ORDERABLE	Designed for: Public Release	Mod. Date: 11/28/2018
TID #: N/A	Project Title: PROCO054	
Number: PROCO054 Rev. C	Sheet Title: 12XX_1 12XX_4 LP87524P	
SVA Revision Control	Actual Version: 000	Sheet: 4 of 19
Drawn By: a0271760	File: PROCO054C 12XX_1 12XX_4 LP87524P.SchDoc	Size: C
Engineer: a0271760	Contact: http://www.ti.com/mmwave	http://www.ti.com

## References

4-A + 2.5-A + Two 1.5-A LP87524J-Q1 Buck Converters With Integrated Switches  
LP87524-Q1 Quad Output Single-Phase Buck Converter Evaluation Module  
XWR1xxx Power Management Optimizations: Low Cost LC Filter Solution

## LP87524P Quad-Channel Synchronous Buck PMIC - Slave 12XX\_2 and Slave 12XX\_3




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: NOT ORDERABLE	Designed for: Public Release	Mod. Date: 11/28/2018
Order #: N/A	Project Title: PROCO054	
Number: PROCO054 Rev: C	Sheet Title: 12XX_2 12XX_3 LP87524P	
SVA Revision Control	Actual Version: 000	Sheet: 5 of 19
Drawn By: a0271760	File: PROCO054C 12XX_2 12XX_3 LP87524P.SchDoc	Size: C
Engineer: a0271760	Contact: http://www.ti.com/mmwave	http://www.ti.com

## References

4-A + 2.5-A - Two 1.5-A LP87524J-Q1 Buck Converters With Integrated Switches  
 LP87524J-Q1 Quad Output Single-Phase Buck Converter Evaluation Module  
 XWR1xxx Power Management Optimizations- Low Cost LC Filter Solution

## XWR1243 Power Filtering and Decoupling - Master 12XX\_1 and Slave12XX\_4




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: NOT ORDERABLE	Designed for: Public Release	Mod. Date: 11/28/2018
TID #: N/A	Project Title: PROCO054	
Number: PROCO054	Rev: C	Sheet Title: 12XX_1 12XX_4 LC Filtering
SVA Revision Control	Actual Version: 000	Sheet: 6 of 19
Drawn By: a0271760	File: PROCO054C 12XX_1 12XX_4 LC Filtering.SchDoc	Size: C
Engineer: a0271760	Contact: http://www.ti.com/mmwave	©Texas Instruments 2018

## References

4-A + 2.5-A + Two 1.5-A LP87524J-Q1 Buck Converters With Integrated Switches  
LP87524J-Q1 Quad Output Single-Phase Buck Converter Evaluation Module  
XWR1xxx Power Management Optimizations- Low Cost LC Filter Solution

## XWR1243 Power Filtering and Decoupling - Master 12XX\_2 and Slave 12XX\_3



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: NOT ORDERABLE	Designed for: Public Release	Mod. Date: 11/28/2018
TID #: N/A	Project Title: PROCO054	
Number: PROCO054	Rev: C	Sheet Title: 12XX_2_12XX_3_LC_Filtering
SVA Revision: 000		Actual Version: 000
Drawn By: a0271760		Sheet: 7 of 19
File: PROCO054C_12XX_2_12XX_3_LC_Filtering_Sch		Size: C
Engineer: a0271760		http://www.ti.com/mmwave
Contact: http://www.ti.com/mmwave		©Texas Instruments 2018


# System 3.3V Supply

## References

[TLV70028EVM-463 Evaluation Module](#)  
[TPS27965 Evaluation Module](#)

REPLACE WITH higher current TPS7373-Q1

## TPS73733-Q1 5.0V to 3.3V LDO - System 3.3V Power




TLV702\_EN — PMIC1\_GPIO2

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: NOT ORDERABLE	Designed for: Public Release	Mod. Date: 11/28/2018
TID #: N/A	Project Title: PROC054	
Number: PROC054	Rev: C	Sheet Title: System 3V3 Supply
S/N Rev: 00000000000000000000	Approved Version: 00000000000000000000	Sheet: 8 of 19
Drawn By: a0271760	File: PROC054C_System_3V3_Supply.SchDoc	Size: C
Engineer: a0271760	Contact: http://www.ti.com/mmwave	http://www.ti.com

TEXAS  
INSTRUMENTS


## Host to RF Board Connectors



## Host Board Connector 1



Host Board Connector 2



**ClassName: 12XX\_1\_CSI\_LVDS**

- TP12 (XWR\_CONN TP1) - Pin 22
- Pins 23-25: Unlabeled
- Pins 26-28: 12XX\_1\_CS2\_TX1\_P, 12XX\_1\_CS2\_TX1\_N
- Pins 29-31: 12XX\_1\_CS2\_RX1\_P, 12XX\_1\_CS2\_RX1\_N
- Pins 32-34: 12XX\_1\_CS2\_RX0\_P, 12XX\_1\_CS2\_RX0\_N
- Pins 35-37: 12XX\_1\_CS2\_RX0\_P, 12XX\_1\_CS2\_RX0\_N
- Pins 38-40: 12XX\_1\_TCK, 12XX\_1\_TMS
- Pins 41-43: 12XX\_1\_NRST, 12XX\_1\_WARM\_RST

**ClassName: 12XX\_2\_CSI\_LVDS**

- TP12 (XWR\_CONN TP1) - Pin 22
- Pins 23-25: Unlabeled
- Pins 26-28: 12XX\_2\_CS2\_TX1\_P, 12XX\_2\_CS2\_TX1\_N
- Pins 29-31: 12XX\_2\_CS2\_RX1\_P, 12XX\_2\_CS2\_RX1\_N
- Pins 32-34: 12XX\_2\_CS2\_RX0\_P, 12XX\_2\_CS2\_RX0\_N
- Pins 35-37: 12XX\_2\_CS2\_RX0\_P, 12XX\_2\_CS2\_RX0\_N
- Pins 38-40: 12XX\_2\_SPI\_MISO1, 12XX\_2\_SPI\_HOST\_INTR1
- Pins 41-43: 12XX\_2\_SPI\_CS1, 12XX\_2\_SPI\_CLK1
- Pins 44-46: 12XX\_2\_SPI\_MOSI1, 12XX\_2\_SPI\_CLK0
- Pins 47-49: 12XX\_2\_UART\_RX, 12XX\_2\_UART\_TX
- Pins 50-52: 12XX\_2\_MSS\_LOGGER, 12XX\_2\_BBS\_LOGGER
- Pins 53-55: 12XX\_2\_MSS\_LOGGER, 12XX\_2\_BBS\_LOGGER

ClassName: 12XX\_3\_CSI\_LVDS

ClassName: 12XX\_3\_CSI\_LVDS

ClassName: 12XX\_2\_CSI\_LVDS

Bench 5.0V Supply

SYSTEM\_5V

Detailed pinout diagram for ART\_RX and ART\_TX components:

- ART\_RX:**
  - PIN 1: 12XX\_3\_UART\_RX
  - PIN 44: 12XX\_3\_CS12\_TX2\_N
  - PIN 45: 12XX\_3\_CS12\_TX2\_P
  - PIN 46: 12XX\_3\_CS12\_TX2\_P
  - PIN 47: PMIC\_NRST
  - PIN 48: PMIC\_NRC\_CONN
  - PIN 49: TMPNSNS\_SDA
  - PIN 50: PMIC2\_TMPNSNS\_SDA
  - PIN 51: TMPNSNS\_SCL
  - PIN 52: PMIC2\_TMPNSNS\_SCL
  - PIN 53: SPI\_CLK1
  - PIN 54: SPI\_MOSI1
  - PIN 55: SPI\_CS1
  - PIN 56: SPI\_HOST\_INTR1
  - PIN 57: SPI\_MISO1
  - PIN 58: TMPNSNS\_ALERT
  - PIN 59: 12XX\_3\_GPIO\_2
  - PIN 60: 12XX\_3\_GPIO\_1
  - PIN 61: 12XX\_3\_GPIO\_0
  - PIN 62: SYSTEM\_5V0
  - PIN 63: P1
  - PIN 64: P2
  - PIN 65: MII1
  - PIN 66: MII2
- ART\_TX:**
  - PIN 104: 12XX\_3\_CS12\_TX3\_N
  - PIN 105: 12XX\_3\_CS12\_TX3\_P
  - PIN 106: 12XX\_3\_CS12\_TX3\_P
  - PIN 107: 12XX\_3\_CS12\_TX3\_N
  - PIN 108: 12XX\_3\_CS12\_TX3\_P
  - PIN 109: 12XX\_3\_CS12\_TX3\_P
  - PIN 110: 12XX\_3\_CS12\_TX3\_N
  - PIN 111: 12XX\_3\_CS12\_TX3\_P
  - PIN 112: 12XX\_3\_LVDS\_FRCLK\_N
  - PIN 113: 12XX\_3\_LVDS\_FRCLK\_P
  - PIN 114: 12XX\_3\_LVDS\_FRCLK\_P
  - PIN 115: 12XX\_3\_LVDS\_VALID\_N
  - PIN 116: 12XX\_3\_LVDS\_VALID\_P
  - PIN 117: 12XX\_3\_LVDS\_VALID\_P
  - PIN 118: SYSTEM\_PGOOD
  - PIN 119: CONN\_MONITOR\_2
  - PIN 120: SYSTEM\_PGOOD
  - PIN 121: P3
  - PIN 122: P4
  - PIN 123: MII1
  - PIN 124: MII2

0039300060  
Molex

SYSTEM\_5V\_SENSE

SYSTEM\_5V

10V  
47 $\mu$ F

GND\_SENSE

J6

1 2 3 4 5 6

0039300060  
Molex

Class Name: SYSTEM\_5V

The diagram shows four components connected to a common ground reference. From left to right:

- A capacitor labeled  $C_{192}$  with a value of  $10V$  and  $47\mu F$ . It has one terminal connected to GND and the other to the common signal line.
- A capacitor labeled  $C_{193}$  with a value of  $10V$  and  $47\mu F$ . It has one terminal connected to GND and the other to the common signal line.
- A component labeled  $FX23-120P-0.5SV15$ , which is likely a photoelectric sensor. It has one terminal connected to GND and the other to the common signal line.
- A third GND connection point.

**5.0V Supply Sense**

SYSTEM GND → R19 → DNP → 0 → SYSTEM 5V0 SENSE → DNP → 0 → GND SENSE → GND

**GROUND TEST POINTS**

TP16 (5001), TP17 (5001), TP18 (5001), TP19 (5001), TP20 (5001), TP25 (5001)

Ground test points should be distributed across board near major IC.

SOP Mode / Functional Mode Signals					
12XX_1_TDO	12XX_1_TDO	R147	10.0k	12XX_1_SOP0_TDO	
12XX_1_DIG_SYNCOUT	12XX_1_DIG_SYNCOUT	R148	10.0k	12XX_1_SOP1_SYNCOUT	
12XX_1_PMC_CLKOUT	12XX_1_PMC_CLKOUT	R149	10.0k	12XX_1_SOP2_PMICCLKOUT	
12XX_2_TDO	12XX_2_TDO	R151	10.0k	12XX_2_SOP0_TDO	
12XX_2_DIG_SYNCOUT	12XX_2_DIG_SYNCOUT	R152	10.0k	12XX_2_SOP1_SYNCOUT	
12XX_2_PMC_CLKOUT	12XX_2_PMC_CLKOUT	R153	10.0k	12XX_2_SOP2_PMICCLKOUT	
12XX_3_TDO	12XX_3_TDO	R155	10.0k	12XX_3_SOP0_TDO	
12XX_3_DIG_SYNCOUT	12XX_3_DIG_SYNCOUT	R157	10.0k	12XX_3_SOP1_SYNCOUT	
12XX_3_PMC_CLKOUT	12XX_3_PMC_CLKOUT	R159	10.0k	12XX_3_SOP2_PMICCLKOUT	
12XX_4_TDO	12XX_4_TDO	R161	10.0k	12XX_4_SOP0_TDO	
12XX_4_DIG_SYNCOUT	12XX_4_DIG_SYNCOUT	R162	10.0k	12XX_4_SOP1_SYNCOUT	
12XX_4_PMC_CLKOUT	12XX_4_PMC_CLKOUT	R163	10.0k	12XX_4_SOP2_PMICCLKOUT	


Note: Both functional mode and SOP modes of these pins

**Safety Error Signals**

The ERROR\_OUT signals are open-drain and active-low. Only one XWR device can pull the NERROR\_OUT signal low in this configuration.

Pin	Signal	Pin	Signal	Pin	Signal	
R154	0	12XX_1_NERROR_OUT	12XX_1_NERROR_OUT	R98	0	PMIC1_SCL
R155	0	12XX_2_NERROR_OUT	12XX_2_NERROR_OUT	R99	0	PMIC1_SDA
R156	0	12XX_3_NERROR_OUT	12XX_3_NERROR_OUT	R100	0	PMIC1_SCL
R160	0	12XX_4_NERROR_OUT	12XX_4_NERROR_OUT	R101	0	PMIC1_SDA
				R102	0	PMIC1_SCL
				R112	0	PMIC1_SDA
				R114	0	PMIC1_SCL
				R125	0	PMIC1_SDA


# XWR1243 Radar SoC - Interfaces



# XWR1243 Radar SoC - Interfaces

## References


???????




# XWR1243 Radar SoC - Interfaces

## References

???????




## XWR1243 Radar SoC - Interfaces



XWR1243 Radar SoC - Power

## References


ג'נ'ג'




XWR1243 Radar SoC - Power

## References

၁၃၇




## XWR1243 Radar SoC - Power



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: NOT ORDERABLE	Designed for: Public Release	Mod. Date: 11/28/2018
TID #: N/A	Project Title: PROCO054	
Number: PROCO054	Rev: C	Sheet Title: DECOUPLING CAPS_1
SVA Rev: 000		Actual Ver: 000
Drawn By: a0271760		Sheet: 11 of 19
File: PROCO054C_12XX_DECOUPLING_CAPS_1.Sch		http://www.ti.com
Engineer: a0271760		Size: C
Contact: http://www.ti.com/mmwave		©Texas Instruments 2018


## XWR1243 Radar SoC - Power



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: NOT ORDERABLE	Designed for: Public Release	Mod. Date: 11/28/2018
TID #: N/A	Project Title: PROCO054	
Number: PROCO054	Rev: C	Sheet Title: DECOUPLING CAPS_1
SVA Rev: 000		Actual Ver: 000
Drawn By: a0271760		Sheet: 11 of 19
File: PROCO054C_12XX_DECOUPLING_CAPS_1.Sch		Size: C
Engineer: a0271760		Contact: http://www.ti.com/mmwave
		©Texas Instruments 2018

# XWR1243 Pull-Up and Pull-Down Resistors




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: NOT ORDERABLE	Designed for: Public Release	Mod. Date: 11/28/2018
TID #: N/A	Project Title: PROC054	
Number: PROC054	Rev: C	Sheet Title: PULL UP/DOWN 1
SVA Rev: 000	Alt Doc Ver: 000	Sheet: 12 of 19
SVA Rev: 000	Alt Doc Ver: 000	File: PROC054C_PULL_UP_DOWN_1.SchDoc
Drawn By: a0271760	Size: C	Engineer: a0271760
		Contact: http://www.ti.com/mmwave

TEXAS  
INSTRUMENTS

http://www.ti.com


# XWR1243 Pull-Up and Pull-Down Resistors



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: NOT ORDERABLE	Designed for: Public Release	Mod. Date: 11/28/2018
TID #: N/A	Project Title: PROC054	
Number: PROC054 Rev: C	Sheet Title: PULL UP/DOWN 1	
SVA Revision: 000	Actual Version: 000	Sheet: 12 of 19
Drawn By: a0271760	File: PROC054C_PULL_UP_DOWN_1.SchDoc	Size: C
Engineer: a0271760	Contact: http://www.ti.com/mmwave	http://www.ti.com


# XWR1243 Pull-Up and Pull-Down Resistors



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: NOT ORDERABLE	Designed for: Public Release	Mod. Date: 11/28/2018
TID #: N/A	Project Title: PROC054	
Number: PROC054	Rev: C	Sheet Title: PULL UP/DOWN 1
SVA Rev: 000	Alt Doc Ver: 000	Sheet: 12 of 19
SVA Rev: 000	Drawn By: a0271760	File: PROC054C_PULL_UP_DOWN_1.SchDoc
		Size: C
		http://www.ti.com
		©Texas Instruments 2018

# XWR1243 Pull-Up and Pull-Down Resistors




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: NOT ORDERABLE	Designed for: Public Release	Mod. Date: 11/28/2018
TID #: N/A	Project Title: PROC054	
Number: PROC054	Rev: C	Sheet Title: PULL UP/DOWN 1
SVA Rev: 000	Alt Doc Ver: 000	Sheet: 12 of 19
Drawn By: a0271760	File: PROC054C_PULL_UP_DOWN_1.SchDoc	Size: C
Engineer: a0271760	Contact: http://www.ti.com/mmwave	http://www.ti.com

TEXAS  
INSTRUMENTS


# Cascade RF 40 MHz Clock Generation and Distribution



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: NOT ORDERABLE	Designed for: Public Release	Mod. Date: 11/28/2018
TID #:	N/A	Project Title: PROC054
Number: PROC054	Rev. C	Sheet Title: 40MHz CLOCK 1
SVA Revision:	0000	Actual Version: 0000
Drawn By: a0271760	Sheet: 13 of 19	File: PROC054C_40MHz_CLOCK_1.SchDoc
Engineer: a0271760	Size: C	Contact: http://www.ti.com/mmwave
		©Texas Instruments 2018


# Cascade RF Digital Sync Trigger and 20GHz LO Distribution



# Test Headers, Connectors and Terminations

References  
NONE


ClassName: 12XX\_CLOCK



Oscillator Clock Output Header

B


B



Unused 20GHz LO Output Termination

C

C



20GHz LO Test Output

D

D

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: NOT ORDERABLE	Designed for: Public Release	Mod. Date: 11/28/2018
TID #: N/A	Project Title: PROC054	
Number: PROC054	Rev: C	Sheet Title: SMA SMP CONNECTORS
SMA Rev: 001	Altium Version: 001	Sheet: 15 of 19
Drawn By: a0271760	File: PROC054C_SMA_SMP_CONNECTORS.SchDoc	Size: C
Engineer: a0271760	Contact: http://www.ti.com/mmwave	http://www.ti.com

TEXAS INSTRUMENTS


# System Temperature Sensors



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: NOT ORDERABLE	Designed for: Public Release	Mod. Date: 11/28/2018
TID #: N/A	Project Title: PROCO54	
Number: PROCO54	Rev: C	Sheet Title: ON BOARD TEMP SENSOR
SVA Rev: 0000		Address Version: 001
Drawn By: a0271760		Sheet: 16 of 19
File: PROCO54C ON_BRD_TEMP_SENSOR.SchDoc		Size: C
Engineer: a0271760		Contact: http://www.ti.com/mmwave
		©Texas Instruments 2018


# Cascade Radar RF Board Indicator LED



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: NOT ORDERABLE	Designed for: Public Release	Mod. Date: 11/28/2018
TID #: N/A	Project Title: PROC054	
Number: PROC054	Rev: C	Sheet Title: SYSTEM_LED
SVA Rev: 00	Version control	Actual Version: 00
Drawn By: a0271760		Sheet: 17 of 19
File: PROC054C_SYSTEM_LED.SchDoc		Size: C
Engineer: a0271760		Contact: http://www.ti.com/mmwave
		©Texas Instruments 2018

## Cascade Radar RF Board - Hardware, Mounting Holes and Logos



**Cascade Radar RF Board - Revision History**

Revision History			
Rev	Date	Released By	Notes
1	2018/07/09	Randy Rosales <a href="mailto:crosales.r@ti.com">crosales.r@ti.com</a>	Initial release for layout cleanup and internal review.
A	2	2018/07/17	<p>Randy Rosales <a href="mailto:crosales.r@ti.com">crosales.r@ti.com</a></p> <p>Updating based on 2018/07/09 comments.</p> <p>Combined PMIC_BUCK_EN and PMIC_NRST</p> <p>Combined PMIC1_PGOOD and PMIC2_PGOOD into single SYSTEM_PGOOD</p> <p>Updating NRST generation scheme from LP87524P PMIC</p> <p>Created separate 12XX_X reset generation paths</p> <p>Combined GPIO3_PGOOD into PGOOD net</p> <p>Removing leftover resistor selection options from the previous LDO and PMIC power paths.</p> <p>Removing first level LC filtering options from the previous LDO and PMIC power paths.</p> <p>Removed: L3, L6, L19, L22</p> <p>Removed: C21, C29, C78, C86</p> <p>Removed: C21, C29, C78, C86</p> <p>This also removes two former net segments which will now be fed directly from PMIC output</p> <p>Combined 12XX_1_VB_FILT and 12XX_4_VB_FILT into 12XX_14_VB_FILT</p> <p>Combined 12XX_2_VB_FILT and 12XX_3_VB_FILT into 12XX_23_VB_FILT</p> <p>Changed XWR_LC filter to use TDK NLCV32T-R10M-EFRD identified by power team analysis</p> <p>PMIC1_12XX_14_VB now directly feeds into SYSTEM_1V8 supply - there was no reason to run this through XWR_1.8V/LC filter.</p> <p>Added SYSTEM_5V0 to 3.3V resistor divider for LP87524 PMIC pull-up resistors</p> <p>Updated U2 to the Macromix MX25V1635FZNQ - aligning with other XWR EVM kits</p> <p>Removed R125 - Optional resistor remaining from previously removed option for alternative XTAL input</p> <p>Changed NERROR_OUT LED bias to SYSTEM_3V3</p> <p>Updated coversheet block diagram</p> <p>Updated power distribution block diagram</p>
	2	2018/07/17	Randy Rosales <a href="mailto:crosales.r@ti.com">crosales.r@ti.com</a>
	3	2018/07/18	<p>Randy Rosales <a href="mailto:crosales.r@ti.com">crosales.r@ti.com</a></p> <p>Added variant information for do not populate stuffing options.</p> <p>Removed 50 ohm terminations to ground at the J2 OSCCLK_OUT test header</p> <p>Removed test headers on PMIC output rails</p> <p>Added zero-ohm resistor between PMIC GPIO3 and PGOOD</p> <p>Replaced all note, class and netname instances of AWR with XWR for industrial/automotive alignment of schematics</p> <p>Replaced all series termination on LMK00804B output with 43 ohm resistors per LMK00804B datasheet</p> <p>Replaced XWR reset generation circuit with discrete AND gate</p> <p>Required for achieving clean reset of XWR devices across all device margins</p> <p>Netname error on XWR SPI interface - MISO netname change</p> <p>R112 and EXT_40MHZ_CLK_1V8 removed - this was an alternative clock path that is no longer supported</p> <p>Eliminated RF1/2 channel naming error in PROC054_System_Power.SchDoc and PROC054_System_Top.SchDoc</p>
	4	2018/07/21	Randy Rosales <a href="mailto:crosales.r@ti.com">crosales.r@ti.com</a>
	5	2018/07/21	<p>Randy Rosales <a href="mailto:crosales.r@ti.com">crosales.r@ti.com</a></p> <p>Changed R54 to pull-up resistor. LP87524P GPIO2 and GPIO3 both configured as open-drain output.</p> <p>Added 10kohm pull-up to LP87524P GPIO3 - required after change separating out GPIO3 and PGOOD nets</p> <p>Aligned PMIC1 and PMIC2 RF1 and RF2 LC filter components with 1.2V and 1.8V filter</p> <p>Previous RF1 and RF2 LC values were still not merged from removal of LDO option separation of RF1 and RF2 supplies</p>
	6	2018/07/28	<p>Randy Rosales <a href="mailto:crosales.r@ti.com">crosales.r@ti.com</a></p> <p>Changing all layout critical resistors and capacitors to small-outline version in Altium Vault library</p> <p>Required to allow Tessolve to implement original decoupling and series resistor layout near the 12XX BGA</p> <p>Will allow for more compact routing throughout the design as well</p> <p>Changed R136, R140 FMCW LO power divider resistor to RF resistor CH02016-100RJFT</p> <p>Changed U3 and U4 PMIC to reference proper P-version in Altium vault.</p> <p>Adding zero-ohm resistors to 12XX_1/2/3/4 I2C interfaces, optionally shorting those interfaces to the PMIC1_I2C</p> <p>Changed NERROR_OUT LED to sourced from shorted NERROR_OUT</p> <p>Originally being fed 12XX_1_ERROR_OUT</p>
	7	2018/08/08	Randy Rosales <a href="mailto:crosales.r@ti.com">crosales.r@ti.com</a>
	8	2018/08/09	<p>Randy Rosales <a href="mailto:crosales.r@ti.com">crosales.r@ti.com</a></p> <p>Added burn danger logo</p> <p>Added ESD danger logo</p> <p>Consolidated FMCW 20G LO, digital sync and clock net classes. Created the following net classes:</p> <ul style="list-style-type: none"> <li>12XX_FMCW_20G</li> <li>12XX_CLOCK</li> <li>12XX_SYNC</li> </ul> <p>Removed extraneous MCU_CLKOUT_CONN path from XWR2, XWR3 and XWR4</p> <p>Consolidated XWR1 MCU_CLKOUT path output options on PROC054_40MHZ_CLK1 schematic sheet</p> <p>Renamed schematic PROC054_40MHZ_FMCW_SYNC to PROC054_FMCW_SYNC</p> <p>Aligned antennas with 12XX prefix naming convention</p> <p>Added all nets on 40MHZ_CLOCK_1 schematic sheet to netclass12XX_CLOCK</p>
	9	2018/08/10	Randy Rosales <a href="mailto:crosales.r@ti.com">crosales.r@ti.com</a>
	10	2018/08/16	Randy Rosales <a href="mailto:crosales.r@ti.com">crosales.r@ti.com</a>

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: NOT ORDERABLE	Designed for: Public Release	Mod. Date: 11/28/2018
TID #: N/A	Project Title: PROC054	
Number: PROC054 Rev: C	Sheet Title: Revision History	
SVA Revision Control	Altium Vault Ver: 000	Sheet: 19 of 19
Drawn By: a0271760	File: PROC054C Revision History.SchDoc	Size: C
Engineer: a0271760	Contact: <a href="http://www.ti.com/mmwave">http://www.ti.com/mmwave</a>	©Texas Instruments 2018