ADS5527 12 ビット、210MSPS ADC、DDR LVDS/CMOS 出力 | TIJ.co.jp

ADS5527
この製品はすでに市場にリリースされており、ご購入できます。 一部の製品は、より新しい代替品を使用できる可能性があります。
12 ビット、210MSPS ADC、DDR LVDS/CMOS 出力

12 ビット、210MSPS ADC、DDR LVDS/CMOS 出力 - ADS5527
データシート
 

概要

ADS5527 is a high performance 12-bit, 210-MSPS A/D converter. It offers state-of-the art functionality and performance using advanced techniques to minimize board space. With high analog bandwidth and low jitter input clock buffer, the ADC supports both high SNR and high SFDR at high input frequencies. It features programmable gain options that can be used to improve SFDR performance at lower full-scale analog input ranges.

In a compact 48-pin QFN, the device offers fully differential LVDS DDR (Double Data Rate) interface while parallel CMOS outputs can also be selected. Flexible output clock position programmability is available to ease capture and trade-off setup for hold times. At lower sampling rates, the ADC can be operated at scaled down power with no loss in performance. The ADS5527 includes an internal reference, while eliminating the traditional reference pins and associated external decoupling. The device also supports an external reference mode.

The device is specified over the industrial temperature range (-40°C to 85°C).

特長

  • Maximum Sample Rate: 210 MSPS
  • 12-Bit Resolution
  • No Missing Codes
  • Total Power Dissipation 1.23 W
  • Internal Sample and Hold
  • 70.5-dBFS SNR at 70-MHz IF
  • 84-dBc SFDR at 70-MHz IF, 0-dB gain
  • High Analog Bandwith up to 800 MHz
  • Double Data Rate (DDR) LVDS and Parallel CMOS Output Options
  • Programmable Gain up to 6 dB for SNR/SFDR Trade-Off at High IF
  • Reduced Power Modes at Lower Sample Rates
  • Supports Input Clock Amplitude Down to
    400 mVPP
  • Clock Duty Cycle Stabilizer
  • No External Reference Decoupling Required
  • Internal and External Reference Support
  • Programmable Output Clock Position to Ease Data Capture
  • 3.3-V Analog and Digital Supply
  • 48-QFN Package (7 mm × 7 mm)
  • APPLICATIONS
    • Wireless Communications Infrastructure
    • Software Defined Radio
    • Power Amplifier Linearization
    • 802.16d/e
    • Test and Measurement Instrumentation
    • High Definition Video
    • Medical Imaging
    • Radar Systems

機能一覧

他の製品と比較 高速 ADCs (>10MSPS) メール Excelへダウンロード
Part number オーダー・オプション Sample rate (Max) (MSPS) Features Resolution (Bits) Number of input channels SNR (dB) ENOB (Bits) SFDR (dB) Power consumption (Typ) (mW) Input range (Vp-p) Interface Operating temperature range (C) Analog input BW (MHz) Input buffer Package Group Package size: mm2:W x L (PKG) Rating Architecture
ADS5527 ご注文 210     Low Power     12     1     70.7     11.4     86     1230     2     Parallel CMOS
Parallel LVDS    
-40 to 85     800     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADS5525 ご注文 170     High Performance     12     1     71.2     11.5     87     1100     2     Parallel CMOS
Parallel LVDS    
-40 to 85     500     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADS5545 ご注文 170     High Performance     14     1     74.3     12     90     1100     2     Parallel CMOS
Parallel LVDS    
-40 to 85     500     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADS5546 ご注文 190     High Performance     14     1     73.8     11.8     90     1130     2     Parallel CMOS
Parallel LVDS    
-40 to 85     500     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline    
ADS5547 サンプルは利用できません。 210     High Performance     14     1     73.6     11.8     87     1230     2.2     Parallel CMOS
Parallel LVDS    
-40 to 85     800     No     VQFN | 48     48VQFN: 49 mm2: 7 x 7 (VQFN | 48)     Catalog     Pipeline