ADS6424 クワッド、12 ビット、105MSPS ADC、シリアル LVDS 出力 | TIJ.co.jp

ADS6424
この製品はすでに市場にリリースされており、ご購入できます。 一部の製品は、より新しい代替品を使用できる可能性があります。
クワッド、12 ビット、105MSPS ADC、シリアル LVDS 出力

クワッド、12 ビット、105MSPS ADC、シリアル LVDS 出力 - ADS6424
データシート
 

ご注意

View the ADS6000 Family Feature Video Cast Now (link in upper right corner of page)

概要

The ADS6424/ADS6423/ADS6422 (ADS642X) is a family of high performance 12-bit 105/80/65 MSPS quad channel A-D converters. Serial LVDS data outputs reduce the number of interface lines, resulting in a compact 64-pin QFN package (9 mm × 9 mm) that allows for high system integration density. The device includes 3.5dB coarse gain option that can be used to improve SFDR performance with little degradation in SNR. In addition to the coarse gain, fine gain options also exist, programmable in 1dB steps up to 6dB.

The output interface is 2-wire, where each ADC data is serialized and output over two LVDS pairs. This makes it possible to halve the serial data rate (compared to a 1-wire interface) and restrict it to less than 1Gbps easing receiver design. The ADS642X also includes the traditional 1-wire interface that can be used at lower sampling frequencies.

An internal phase lock loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock. The bit clock is used to serialize the 12-bit data from each channel. In addition to the serial data streams, the frame and bit clocks are also transmitted as LVDS outputs. The LVDS output buffers have features such as programmable LVDS currents, current doubling modes and internal termination options. These can be used to widen eye-openings and improve signal integrity, easing capture by the receiver.

The ADC channel outputs can be transmitted either as MSB or LSB first and 2s complement or straight binary.

ADS642X has internal references, but can also support an external reference mode. The device is specified over the industrial temperature range (–40°C to 85°C).

特長

  • 12-Bit Resolution With No Missing Codes
  • Simultaneous Sample and Hold
  • 3.5dB Coarse Gain and upto 6dB Programmable
    Fine Gain for SFDR/SNR Trade-Off
  • Serialized LVDS Outputs With Programmable
    Internal Termination Option
  • Supports Sine, LVCMOS, LVPECL, LVDS Clock
    Inputs and Amplitude down to 400 mVPP
  • Internal Reference With External Reference Support
  • No External Decoupling Required for References
  • 3.3-V Analog and Digital Supply
  • 64 QFN Package (9 mm × 9 mm)
  • Pin Compatible 14-Bit Family (ADS644X - SLAS531A)
  • Feature Compatible Dual Channel Family
    (ADS624X - SLAS542A, ADS622X - SLAS543A)

機能一覧

他の製品と比較 高速 ADCs (>10MSPS) メール Excelへダウンロード
Part number オーダー・オプション Sample rate (Max) (MSPS) Features Resolution (Bits) Number of input channels SNR (dB) ENOB (Bits) SFDR (dB) Power consumption (Typ) (mW) Input range (Vp-p) Interface Operating temperature range (C) Analog input BW (MHz) Input buffer Package Group Package size: mm2:W x L (PKG) Rating Architecture
ADS6424 ご注文 105     High Performance     12     4     71.2     11.4     91     1350     2     Serial LVDS     -40 to 85     500     No     VQFN | 64     64VQFN: 81 mm2: 9 x 9 (VQFN | 64)     Catalog     Pipeline    
ADS6422 サンプルは利用できません。 65     High Performance     12     4     71.4     11.5     93     1050     2     Serial LVDS     -40 to 85     500     No     VQFN | 64     64VQFN: 81 mm2: 9 x 9 (VQFN | 64)     Catalog     Pipeline    
ADS6423 サンプルは利用できません。 80     High Performance     12     4     71.4     11.5     91     1180     2     Serial LVDS     -40 to 85     500     No     VQFN | 64     64VQFN: 81 mm2: 9 x 9 (VQFN | 64)     Catalog     Pipeline    
ADS6425 サンプルは利用できません。 125     High Performance     12     4     70.9     11.4     90     1650     2     Serial LVDS     -40 to 85     500     No     VQFN | 64     64VQFN: 81 mm2: 9 x 9 (VQFN | 64)     Catalog     Pipeline    
ADS6442 サンプルは利用できません。 65     High Performance     14     4     74.5     12     93     1050     2     Serial LVDS     -40 to 85     500     No     VQFN | 64