DAC5674

アクティブ

14 ビット、400MSPS、2x ~ 4x 補間 D/A コンバータ (DAC)

製品詳細

Resolution (Bits) 14 Number of DAC channels 1 Interface type Parallel CMOS Sample/update rate (Msps) 400 Features High Performance Rating Catalog Interpolation 2x, 4x Power consumption (typ) (mW) 435 SFDR (dB) 85 Architecture Current Source Operating temperature range (°C) -40 to 85 Reference type Int
Resolution (Bits) 14 Number of DAC channels 1 Interface type Parallel CMOS Sample/update rate (Msps) 400 Features High Performance Rating Catalog Interpolation 2x, 4x Power consumption (typ) (mW) 435 SFDR (dB) 85 Architecture Current Source Operating temperature range (°C) -40 to 85 Reference type Int
HTQFP (PHP) 48 81 mm² 9 x 9
  • 200-MSPS Maximum Input Data Rate
  • 400-MSPS Maximum Update Rate DAC
  • 76-dBc SFDR Over Full First Nyquist Zone With Single Tone Input Signal (Fout = 21 MHz)
  • 74-dBc ACPR W-CDMA at 15.36 MHz IF
  • 69-dBc ACPR W-CDMA at 30.72 MHz IF
  • Selectable 2x or 4x Interpolation Filter
    • Linear Phase
    • 0.05-dB Passband Ripple
    • 80-dB Stopband Attenuation
    • Stopband Transition 0.4-0.6 Fdata
    • Interpolation Filters Configurable in Either Low-Pass or High-Pass Mode, Allows For Selection Higher Order Image
  • On-chip 2x/4x PLL Clock Multiplier, PLL Bypass Mode
  • Differential Scalable Current Outputs: 2 mA to 20 mA
  • On-Chip 1.2-V Reference
  • 1.8-V Digital and 3.3-V Analog Supply Operation
  • 1.8/3.3-V CMOS Compatible Interface
  • Power Dissipation: 435 mW at 400 MSPS
  • Package: 48-Pin TQFP
  • APPLICATIONS
    • Cellular Base Transceiver Station Transmit Channel
      • CDMA: W-CDMA, CDMA2000, IS-95
      • TDMA: GSM, IS-136, EDGE/UWC-136
    • Test and Measurement: Arbitrary Waveform Generation
    • Direct Digital Synthesis (DDS)
    • Cable Modem Termination System

Excel is a trademark of Microsoft Corporation.
CommsDAC and PowerPAD are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

  • 200-MSPS Maximum Input Data Rate
  • 400-MSPS Maximum Update Rate DAC
  • 76-dBc SFDR Over Full First Nyquist Zone With Single Tone Input Signal (Fout = 21 MHz)
  • 74-dBc ACPR W-CDMA at 15.36 MHz IF
  • 69-dBc ACPR W-CDMA at 30.72 MHz IF
  • Selectable 2x or 4x Interpolation Filter
    • Linear Phase
    • 0.05-dB Passband Ripple
    • 80-dB Stopband Attenuation
    • Stopband Transition 0.4-0.6 Fdata
    • Interpolation Filters Configurable in Either Low-Pass or High-Pass Mode, Allows For Selection Higher Order Image
  • On-chip 2x/4x PLL Clock Multiplier, PLL Bypass Mode
  • Differential Scalable Current Outputs: 2 mA to 20 mA
  • On-Chip 1.2-V Reference
  • 1.8-V Digital and 3.3-V Analog Supply Operation
  • 1.8/3.3-V CMOS Compatible Interface
  • Power Dissipation: 435 mW at 400 MSPS
  • Package: 48-Pin TQFP
  • APPLICATIONS
    • Cellular Base Transceiver Station Transmit Channel
      • CDMA: W-CDMA, CDMA2000, IS-95
      • TDMA: GSM, IS-136, EDGE/UWC-136
    • Test and Measurement: Arbitrary Waveform Generation
    • Direct Digital Synthesis (DDS)
    • Cable Modem Termination System

Excel is a trademark of Microsoft Corporation.
CommsDAC and PowerPAD are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

The DAC5674 is a 14-bit resolution high-speed digital-to-analog converter (DAC) with integrated 4x-interpolation filter, on-board clock multiplier, and on-chip voltage reference. The device has been designed for high-speed digital data transmission in wired and wireless communication systems, high-frequency direct-digital synthesis (DDS) and waveform reconstruction in test and measurement applications.

The 4x-interpolation filter is implemented as a cascade of two 2x-interpolation filters, each of which can be configured for either low-pass or high-pass response. This enables the user to select one of the higher order images present at multiples of the input data rate clock while maintaining a low date input rate. The resulting high IF output frequency allows the user to omit the conventional first mixer in heterodyne transmitter architectures and directly up-convert to RF using only one mixer, thereby reducing system complexity and costs.

In 4x-interpolation low-pass response mode, the DACs excellent spurious free dynamic range (SFDR) at intermediate frequencies located in the first Nyquist zone (up to 40 MHz) allows for multicarrier transmission in cellular base transceiver stations (BTS). The low-pass interpolation mode thereby relaxes image filter requirements by filtering out the images in the adjacent Nyquist zones.

The DAC5674 PLL clock multiplier controls all internal clocks for the digital filters and DAC core. The differential clock input and internal clock circuitry provides for optimum jitter performance. Sine wave clock input signal is supported. The PLL can be bypassed by an external clock running at the DAC core update rate. The clock divider of the PLL ensures that the digital filters operate at the correct clock frequencies.

The DAC5674 operates from an analog supply voltage of 3.3 V and a digital supply voltage of 1.8 V. The digital I/Os are 1.8-V and 3.3-V CMOS compatible. Power dissipation is 500 mW at maximum operating conditions. The DAC5674 provides a nominal full-scale differential current-output of 20 mA, supporting both single-ended and differential applications. The output current can be directly fed to the load with no additional external output buffer required. The device has been specifically designed for a differential transformer coupled output with a 50- doubly terminated load. For a 20-mA full-scale output current both a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (–2-dBm output power) are supported. The latter configuration is preferred for optimum performance at high output frequencies and update rates.

An accurate on-chip 1.2-V temperature compensated bandgap reference and control amplifier allows the user to adjust the full-scale output current from 20 mA down to 2 mA. This provides 20-dB gain range control capabilities. Alternatively, an external reference voltage may be applied for maximum flexibility. The device features a SLEEP mode, which reduces the standby power to approximately 10 mW, thereby optimizing the power consumption for the system’s need.

The DAC5674 is available in a 48-pin HTQFP Powerpad™ plastic quad flatpack package. The device is characterized for operation over the industrial temperature range of –40°C to 85°C.

The DAC5674 is a 14-bit resolution high-speed digital-to-analog converter (DAC) with integrated 4x-interpolation filter, on-board clock multiplier, and on-chip voltage reference. The device has been designed for high-speed digital data transmission in wired and wireless communication systems, high-frequency direct-digital synthesis (DDS) and waveform reconstruction in test and measurement applications.

The 4x-interpolation filter is implemented as a cascade of two 2x-interpolation filters, each of which can be configured for either low-pass or high-pass response. This enables the user to select one of the higher order images present at multiples of the input data rate clock while maintaining a low date input rate. The resulting high IF output frequency allows the user to omit the conventional first mixer in heterodyne transmitter architectures and directly up-convert to RF using only one mixer, thereby reducing system complexity and costs.

In 4x-interpolation low-pass response mode, the DACs excellent spurious free dynamic range (SFDR) at intermediate frequencies located in the first Nyquist zone (up to 40 MHz) allows for multicarrier transmission in cellular base transceiver stations (BTS). The low-pass interpolation mode thereby relaxes image filter requirements by filtering out the images in the adjacent Nyquist zones.

The DAC5674 PLL clock multiplier controls all internal clocks for the digital filters and DAC core. The differential clock input and internal clock circuitry provides for optimum jitter performance. Sine wave clock input signal is supported. The PLL can be bypassed by an external clock running at the DAC core update rate. The clock divider of the PLL ensures that the digital filters operate at the correct clock frequencies.

The DAC5674 operates from an analog supply voltage of 3.3 V and a digital supply voltage of 1.8 V. The digital I/Os are 1.8-V and 3.3-V CMOS compatible. Power dissipation is 500 mW at maximum operating conditions. The DAC5674 provides a nominal full-scale differential current-output of 20 mA, supporting both single-ended and differential applications. The output current can be directly fed to the load with no additional external output buffer required. The device has been specifically designed for a differential transformer coupled output with a 50- doubly terminated load. For a 20-mA full-scale output current both a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (–2-dBm output power) are supported. The latter configuration is preferred for optimum performance at high output frequencies and update rates.

An accurate on-chip 1.2-V temperature compensated bandgap reference and control amplifier allows the user to adjust the full-scale output current from 20 mA down to 2 mA. This provides 20-dB gain range control capabilities. Alternatively, an external reference voltage may be applied for maximum flexibility. The device features a SLEEP mode, which reduces the standby power to approximately 10 mW, thereby optimizing the power consumption for the system’s need.

The DAC5674 is available in a 48-pin HTQFP Powerpad™ plastic quad flatpack package. The device is characterized for operation over the industrial temperature range of –40°C to 85°C.

ダウンロード 字幕付きのビデオを表示 ビデオ

技術資料

star =TI が選定したこの製品の主要ドキュメント
結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。
10 をすべて表示
種類 タイトル 最新の英語版をダウンロード 日付
* データシート 14-Bit 400 MSPS 2x/4x Interpolating CommsDAC DAC データシート (Rev. A) 2005年 10月 4日
Analog Design Journal Q4 2009 Issue Analog Applications Journal 2018年 9月 24日
アプリケーション・ノート Wideband Complementary Current Output DAC Single-Ended Interface (Rev. A) 2015年 5月 8日
アプリケーション・ノート 高速データ変換 英語版 2009年 12月 11日
Analog Design Journal Interfacing op amps to high-speed DACs, Part 2: Current-sourcing DACs 2009年 10月 4日
アプリケーション・ノート データ・コンバータのドリフトに関する設計者の必須知識: 最悪劣化度の構成要素を理解して仕様の条件を減らす 2009年 4月 22日
アプリケーション・ノート Passive Terminations for Current Output DACs 2008年 11月 10日
アプリケーション・ノート CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 2008年 6月 8日
アプリケーション・ノート Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 2008年 6月 2日
EVM ユーザー ガイド (英語) DAC5674EVM 2002年 5月 29日

設計と開発

その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。

評価ボード

DAC5674EVM — DAC5674 評価モジュール

DAC5674 is an evaluation module for DAC5674, a 400 MSPS digital to analog converter with 2x/4x interpolation. This evaluation module is designed to enable you to evaluate the device under various modes of operation.

ユーザー ガイド: PDF
シミュレーション・モデル

DAC5674 IBIS Model

SLWC061.ZIP (17 KB) - IBIS Model
計算ツール

MATCHGAIN-CALC — Wideband Comp Current Output DAC to SE Interface: Impr Matching for Gain ; Compliance Volt Swing

NOTE: Calculator software is available when downloading the application note.
  • Click on "abstract" to view abstract of document.
  • Open the ZIP file to extract the calculator tool.
  • Open the PDF file to view the application note.

High-speed digital-to-analog converters (DACs) most often use a (...)

シミュレーション・ツール

PSPICE-FOR-TI — TI Design / シミュレーション・ツール向け PSpice®

PSpice® for TI は、各種アナログ回路の機能評価に役立つ、設計とシミュレーション向けの環境です。設計とシミュレーションに適したこのフル機能スイートは、Cadence® のアナログ分析エンジンを使用しています。PSpice for TI は無償で使用でき、アナログや電源に関する TI の製品ラインアップを対象とする、業界でも有数の大規模なモデル・ライブラリが付属しているほか、選択された一部のアナログ動作モデルも利用できます。

設計とシミュレーション向けの環境である PSpice for TI (...)
パッケージ ピン数 ダウンロード
HTQFP (PHP) 48 オプションの表示

購入と品質

記載されている情報:
  • RoHS
  • REACH
  • デバイスのマーキング
  • リード端子の仕上げ / ボールの原材料
  • MSL 定格 / ピーク リフロー
  • MTBF/FIT 推定値
  • 材質成分
  • 認定試験結果
  • 継続的な信頼性モニタ試験結果
記載されている情報:
  • ファブの拠点
  • 組み立てを実施した拠点

推奨製品には、この TI 製品に関連するパラメータ、評価基板、またはリファレンス デザインが存在する可能性があります。

サポートとトレーニング

TI E2E™ フォーラムでは、TI のエンジニアからの技術サポートを提供

コンテンツは、TI 投稿者やコミュニティ投稿者によって「現状のまま」提供されるもので、TI による仕様の追加を意図するものではありません。使用条件をご確認ください。

TI 製品の品質、パッケージ、ご注文に関するお問い合わせは、TI サポートをご覧ください。​​​​​​​​​​​​​​

ビデオ