The LMK01000 family provides an easy way to divide and distribute high performance clock signals throughout the system. These devices provide best-in-class noise performance and are designed to be pin-to-pin and footprint compatible with LMK03000/LMK02000 family of precision clock conditioners.
The LMK01000 family features two programmable clock inputs (CLKin0 and CLKin1) that allow the user to dynamically switch between different clock domains.
Each device features 8 clock outputs with independently programmable dividers and delay adjustments. The outputs of the device can be easily synchronized by an external pin (SYNC*).
|Device||LVDS ||LVPECL |
|Part number||オーダー・オプション||Function||Additive RMS jitter (Typ) (fs)||Output frequency (Max) (MHz)||Number of outputs||VCC out (V)||VCC core (V)||Output skew (ps)||Features||Operating temperature range (C)||Rating||Output type||Package Group||Package size: mm2:W x L (PKG)||Input type|
|30||1600||8||3.3||3.3||30||uWire||-40 to 85||Catalog||LVPECL||WQFN | 48||48WQFN: 49 mm2: 7 x 7 (WQFN | 48)||LVDS|
|30||1600||8||3.3||3.3||30||uWire||-40 to 85||Catalog||
|WQFN | 48||48WQFN: 49 mm2: 7 x 7 (WQFN | 48)||LVDS|
|30||1600||8||3.3||3.3||30||uWire||-40 to 85||Catalog||LVDS||WQFN | 48||48WQFN: 49 mm2: 7 x 7 (WQFN | 48)||LVDS|