LMK04100 Precision Clock Conditioners Clock Jitter Cleaner with Cascaded PLLs | TIJ.co.jp

LMK04100
この製品はすでに市場にリリースされており、ご購入できます。 一部の製品は、より新しい代替品を使用できる可能性があります。
Precision Clock Conditioners Clock Jitter Cleaner with Cascaded PLLs

Precision Clock Conditioners Clock Jitter Cleaner with Cascaded PLLs - LMK04100
データシート
 

概要

The LMK04100 family of precision clock conditioners provides jitter cleaning, clock multiplication and distribution without the need for high-performance VCXO modules.

When connected to a recovered system reference clock and a VCXO, the device generates 5 low jitter clocks in LVCMOS, LVDS, or LVPECL formats.

特長

  • Cascaded PLLatinum PLL Architecture
    • PLL1Redundant Reference Inputs Loss of Signal
      DetectionAutomatic and Manual Selection of
      Reference Clock Input
    • PLL2Phase Detector Rate up to 100 MHzInput
      Frequency-DoublerIntegrated VCO
  • Outputs
    • LVPECL/2VPECL, LVDS, and
      LVCMOS Formats
    • Support Clock Rates up to 1080 MHz
    • Five Dedicated Channel Divider Blocks
    • Common Output Frequencies Supported:
      30.72 MHz, 61.44 MHz, 62.5 MHz,
      74.25 MHz, 75 MHz, 77.76 MHz, 100 MHz,
      106.25 MHz, 125 MHz, 122.88 MHz,
      150 MHz, 155.52 MHz, 156.25 MHz, 159.375 MHz,
      187.5 MHz, 200 MHz,
      212.5 MHz, 245.76 MHz, 250 MHz, 311.04 MHz,
      312.5 MHz, 368.64 MHz,
      491.52 MHz, 622.08 MHz, 625 MHz, 983.04 MHz
  • MICROWIRE (SPI) Programming Interface
  • Industrial Temperature Range: –40 to 85 °C
  • 3.15 V to 3.45 V Operation
  • Package: 48 Pin WQFN (7.0 × 7.0 × 0.8 mm)

Design with LMK04100

Recommend Input Frequency Output Frequencies
 MHz
Input Frequency  MHz
 MHz  MHz

機能一覧

他の製品と比較 クロック・ジッタ・クリーナとシンクロナイザ メール Excelへダウンロード
Part number オーダー・オプション Function Number of outputs Output frequency (Min) (MHz) Output frequency (Max) (MHz) Supply voltage (Min) (V) RMS jitter Supply voltage (Max) (V) Input type Output type Rating Operating temperature range (C) Package Group Package size: mm2:W x L (PKG) Number of Inputs
LMK04100 ご注文 Cascaded PLLs     7     0.29     1296     3.15     0.15     3.45     LVCMOS
LVDS
LVPECL    
LVCMOS
LVPECL    
Catalog     -40 to 85     WQFN | 48     48WQFN: 49 mm2: 7 x 7 (WQFN | 48)     2