SN74AVCH20T245 20 ビット デュアル電源 バス・トランシーバ、コンフィギュラブル・電圧変換、3 ステート出力 |

この製品はすでに市場にリリースされており、ご購入できます。 一部の製品は、より新しい代替品を使用できる可能性があります。
20 ビット デュアル電源 バス・トランシーバ、コンフィギュラブル・電圧変換、3 ステート出力

20 ビット デュアル電源 バス・トランシーバ、コンフィギュラブル・電圧変換、3 ステート出力 - SN74AVCH20T245


This 20-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74AVCH20T245 is optimized to operate with VCCA/VCCB set at 1.4 V to 3.6 V. It is operational with VCCA/VCCB as low as 1.2 V. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVCH20T245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE)\ input can be used to disable the outputs so that the buses are effectively isolated.

The SN74AVCH20T245 is designed so that the control (1DIR, 2DIR, 1OE\, and 2OE\) inputs are supplied by VCCA.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The VCC isolation feature ensures that if either VCC input is at GND, both outputs are in the high-impedance state. The bus-hold circuitry on the powered-up side always stays active.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


  • Control Inputs VIH/VIL Levels are Referenced to VCCA Voltage
  • VCC Isolation Feature - If Either VCC Input Is at GND, Both Ports Are in the High-Impedance State
  • Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
  • Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2-V to 3.6-V Power-Supply Range
  • Ioff Supports Partial-Power-Down Mode Operation
  • I/Os Are 4.6-V Tolerant
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
  • Max Data Rates
    • 380 Mbps (1.8-V to 3.3-V Translation)
    • 260 Mbps (1.8-V to 3.3-V Translation)
    • 260 Mbps (Translate to 2.5 V)
    • 210 Mbps (Translate to 1.8 V)
    • 120 Mbps (Translate to 1.5 V)
    • 100 Mbps (Translate to 1.2 V)
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 8000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)


他の製品と比較 方向制御電圧レベルシフタ メール Excelへダウンロード
Part number オーダー・オプション Technology Family Application Bits (#) High input voltage (Min) (Vih) High input voltage (Max) (Vih) Output voltage (Min) (V) Output voltage (Max) (V) IOH (Max) (mA) IOL (Max) (mA) Package Group Rating
SN74AVCH20T245 ご注文 AVC       20     0.8     3.6     1.2     3.6     -12     12     TSSOP | 56
TVSOP | 56    
SN74AVC20T245 ご注文 AVC       20     0.78     3.6     1.2     3     -12     12     TSSOP | 56
TVSOP | 56    
SN74AVCH16T245 ご注文 AVC       16     1     3.6     1.2     3.6     -12     12     TSSOP | 48
TVSOP | 48    
SN74AVCH1T45 ご注文 AVC     GPIO     1     1     3.6     1.2     3.6     -12     12     DSBGA | 6
SC70 | 6
SOT-23 | 6    
SN74AVCH2T45 ご注文 AVC     GPIO
2     0.8     3.6     1.2     3.6     -12     12     DSBGA | 8
SM8 | 8
VSSOP | 8    
SN74AVCH4T245 ご注文 AVC     UART
4     1.2     3.6     1.2     3.6     -12     12     SOIC | 16
TSSOP | 16
TVSOP | 16
UQFN | 16
VQFN | 16    
SN74AVCH8T245 ご注文 AVC       8     1.2     3.6     1.2