SN74LVC125A-EP エンハンスド製品、クワッド・バス・バッファ・ゲート、3 ステート出力 | TIJ.co.jp

SN74LVC125A-EP
この製品はすでに市場にリリースされており、ご購入できます。 一部の製品は、より新しい代替品を使用できる可能性があります。
エンハンスド製品、クワッド・バス・バッファ・ゲート、3 ステート出力

エンハンスド製品、クワッド・バス・バッファ・ゲート、3 ステート出力 - SN74LVC125A-EP
データシート
 

概要

This quadruple bus buffer gate is designed for 1.65-V to 3.6-V VCC operation.

The SN74LVC125A features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

特長

  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree(1)
  • Operates From 1.65 V to 3.6 V
  • Inputs Accept Voltages to 5.5 V
  • Max tpd of 4.8 ns at 3.3 V
  • Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.3 V, TA = 25°C
  • Latch-Up Performance Exceeds 250 mA Per JESD 17
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

機能一覧

他の製品と比較 非反転バッファ/ドライバ メール Excelへダウンロード
Part number オーダー・オプション Technology Family VCC (Min) (V) VCC (Max) (V) Channels (#) IOL (Max) (mA) IOH (Max) (mA) ICC (uA) Input type Output type Features Data rate (Mbps) Rating Package Group
SN74LVC125A-EP ご注文 LVC     1.65     3.6     4     24     -24     10     Standard CMOS     3-State     Balanced outputs
Very high speed (tpd 5-10ns)
Over-voltage tolerant inputs    
200     HiRel Enhanced Product     SOIC | 14
TSSOP | 14    
SN74LVC125A ご注文 LVC     1.65     3.6     4     24     -24     40     Standard CMOS     3-State     Balanced outputs
Very high speed (tpd 5-10ns)
Over-voltage tolerant inputs    
200     Catalog     SOIC | 14
SO | 14
SSOP | 14
TSSOP | 14
VQFN | 14    
SN74LVC125A-Q1 ご注文 LVC     1.65     3.6     4     24     -24     20     Standard CMOS     3-State     Balanced outputs
Very high speed (tpd 5-10ns)
Over-voltage tolerant inputs    
200     Automotive     SOIC | 14
TSSOP | 14