ホーム パワー・マネージメント マルチチャネル IC (PMIC)

TPS65250

アクティブ

4.5V~18V、3A/2A/2A 出力、同期整流 3 回路降圧コンバータ

製品詳細

Regulated outputs (#) 3 Configurability Hardware configurable, User programmable Vin (min) (V) 4.5 Vin (max) (V) 18 Vout (min) (V) 0.8 Vout (max) (V) 17 Iout (max) (A) 3 Features Adjustable current limit, Enable, Frequency synchronization, Power good, Soft-start adjustable, Synchronous rectification, UVLO adjustable Step-up DC/DC converter 1 Step-down DC/DC converter 3 Step-down DC/DC controller 0 Step-up DC/DC controller 0 LDO 1 Iq (typ) (mA) 20 Rating Catalog Switching frequency (max) (kHz) 2200 Operating temperature range (°C) -40 to 125 Shutdown current (ISD) (typ) (µA) 1300
Regulated outputs (#) 3 Configurability Hardware configurable, User programmable Vin (min) (V) 4.5 Vin (max) (V) 18 Vout (min) (V) 0.8 Vout (max) (V) 17 Iout (max) (A) 3 Features Adjustable current limit, Enable, Frequency synchronization, Power good, Soft-start adjustable, Synchronous rectification, UVLO adjustable Step-up DC/DC converter 1 Step-down DC/DC converter 3 Step-down DC/DC controller 0 Step-up DC/DC controller 0 LDO 1 Iq (typ) (mA) 20 Rating Catalog Switching frequency (max) (kHz) 2200 Operating temperature range (°C) -40 to 125 Shutdown current (ISD) (typ) (µA) 1300
VQFN (RHA) 40 36 mm² 6 x 6
  • Wide Input Supply Voltage Range
    (4.5 V - 18 V)
  • 0.8 V, 1% Accuracy Reference
  • Continuous Loading: 3 A (Buck 1),
    2 A (Buck 2 and 3)
  • Maximum Current: 3.5 A (Buck 1),
    2.5 A (Buck 2 and 3)
  • Adjustable Switching Frequency
    300 kHz - 2.2 MHz Set By External Resistor
  • External Synchronization Pin for Oscillator
  • External Enable/Sequencing and Soft Start Pins
  • Adjustable Current Limit Set By External Resistor
  • Soft Start Pins
  • Current-Mode Control With Simple Compensation Circuit
  • Power Good and Reset Generator
  • Storage and Release Circuit Optimized for Reduction of Storage
    Capacitance in Dying Gasp Mode (Option)
  • Low Power Mode Set By External Signal
  • QFN Package, 40-Pin 6 mm x 6 mm RHA
  • APPLICATIONS
    • xDSL/xPON Modems
    • Cable Modems
    • Power Line Modem
    • Home Gateway and Access Point Networks
    • Wireless Routers
    • Set Top Box

  • Wide Input Supply Voltage Range
    (4.5 V - 18 V)
  • 0.8 V, 1% Accuracy Reference
  • Continuous Loading: 3 A (Buck 1),
    2 A (Buck 2 and 3)
  • Maximum Current: 3.5 A (Buck 1),
    2.5 A (Buck 2 and 3)
  • Adjustable Switching Frequency
    300 kHz - 2.2 MHz Set By External Resistor
  • External Synchronization Pin for Oscillator
  • External Enable/Sequencing and Soft Start Pins
  • Adjustable Current Limit Set By External Resistor
  • Soft Start Pins
  • Current-Mode Control With Simple Compensation Circuit
  • Power Good and Reset Generator
  • Storage and Release Circuit Optimized for Reduction of Storage
    Capacitance in Dying Gasp Mode (Option)
  • Low Power Mode Set By External Signal
  • QFN Package, 40-Pin 6 mm x 6 mm RHA
  • APPLICATIONS
    • xDSL/xPON Modems
    • Cable Modems
    • Power Line Modem
    • Home Gateway and Access Point Networks
    • Wireless Routers
    • Set Top Box

The TPS65250 features three synchronous wide input range high efficiency buck converters. The converters are designed to simplify its application while giving the designer the option to optimize their usage according to the target application.

The converters can operate in 5-, 9-, 12- and 15-V systems and have integrated power transistors. The output voltage can be set externally using a resistor divider to any value between 0.8 V and the input supply minus 1 V. Each converter features enable pin that allows a delayed start-up for sequencing purposes, soft start pin that allows adjustable soft-start time by choosing the soft-start capacitor, and a current limit (RLIMx) pin that enables designer to adjust current limit by selecting an external resistor and optimize the choice of inductor. The COMP pin allows optimizing transient versus dc accuracy response with a simple RC compensation.

The switching frequency of the converters can either be set with an external resistor connected to ROSC pin or can be synchronized to an external clock connected to SYNC pin if needed. The switching regulators are designed to operate from 300 kHz to 2.2 MHz. Both Bucks 2 and Buck 3 run in-phase and 180° out of phase with Buck 1 to minimize input filter requirements.

TPS65250 features a unique storage and release circuitry for dying gasp mode. The storage capacitor is separated from input capacitor during normal operation. The storage and release circuit will charge the storage capacitor with a controlled circuit to reduce the inrush current from the adaptor supply to a storage voltage of 20 V to accumulate as much energy as possible taking advantage of the 1/2 CV2 feature.

TPS65250 continuously monitors the input voltage. Once the input voltage drops below a release voltage of 10.5 V, the circuit tries to transfer charge from storage capacitor to the input capacitor keeping the input voltage closer to release value for as long as possible. The release voltage should be set lower than the processor dying gasp detect voltage. This feature greatly reduces the capacitance required to support the dying gasp operation. The storage and release circuitry is completely on chip except for the charge and storage capacitors. The control circuit makes sure that the current charging the storage capacitor is limited during power up and the storage capacitor is fully charged to its target value before the end of reset (PGOOD pin) flag to the processor is released. The circuit also features a flag signal issued to the host circuit to indicate that the ‘dump’ stage is in process (GASP pin). This signal can be used to initiate the dying gasp process and reduce the system complexity. During the release process Buck 3 must stay enabled, but Buck 1 and Buck 2 can be disabled to maximize the release time.

TPS65250 features a supervisor circuit that monitors Buck 1 and Buck 3 output voltage and generates an internal power good (PG) signal. The PGOOD pin is asserted once sequencing is done, all PG signals are reported and a selectable end of reset time lapses. The polarity of the PGOOD signal is active high.

TPS65250 also features a low power mode enabled by an external signal, which allows for a reduction on the input power supplied to the system when the host processor is in stand-by (low activity) mode.

TPS65250 is packaged in a small, thermally efficient QFN RHA40 package.

The TPS65250 features three synchronous wide input range high efficiency buck converters. The converters are designed to simplify its application while giving the designer the option to optimize their usage according to the target application.

The converters can operate in 5-, 9-, 12- and 15-V systems and have integrated power transistors. The output voltage can be set externally using a resistor divider to any value between 0.8 V and the input supply minus 1 V. Each converter features enable pin that allows a delayed start-up for sequencing purposes, soft start pin that allows adjustable soft-start time by choosing the soft-start capacitor, and a current limit (RLIMx) pin that enables designer to adjust current limit by selecting an external resistor and optimize the choice of inductor. The COMP pin allows optimizing transient versus dc accuracy response with a simple RC compensation.

The switching frequency of the converters can either be set with an external resistor connected to ROSC pin or can be synchronized to an external clock connected to SYNC pin if needed. The switching regulators are designed to operate from 300 kHz to 2.2 MHz. Both Bucks 2 and Buck 3 run in-phase and 180° out of phase with Buck 1 to minimize input filter requirements.

TPS65250 features a unique storage and release circuitry for dying gasp mode. The storage capacitor is separated from input capacitor during normal operation. The storage and release circuit will charge the storage capacitor with a controlled circuit to reduce the inrush current from the adaptor supply to a storage voltage of 20 V to accumulate as much energy as possible taking advantage of the 1/2 CV2 feature.

TPS65250 continuously monitors the input voltage. Once the input voltage drops below a release voltage of 10.5 V, the circuit tries to transfer charge from storage capacitor to the input capacitor keeping the input voltage closer to release value for as long as possible. The release voltage should be set lower than the processor dying gasp detect voltage. This feature greatly reduces the capacitance required to support the dying gasp operation. The storage and release circuitry is completely on chip except for the charge and storage capacitors. The control circuit makes sure that the current charging the storage capacitor is limited during power up and the storage capacitor is fully charged to its target value before the end of reset (PGOOD pin) flag to the processor is released. The circuit also features a flag signal issued to the host circuit to indicate that the ‘dump’ stage is in process (GASP pin). This signal can be used to initiate the dying gasp process and reduce the system complexity. During the release process Buck 3 must stay enabled, but Buck 1 and Buck 2 can be disabled to maximize the release time.

TPS65250 features a supervisor circuit that monitors Buck 1 and Buck 3 output voltage and generates an internal power good (PG) signal. The PGOOD pin is asserted once sequencing is done, all PG signals are reported and a selectable end of reset time lapses. The polarity of the PGOOD signal is active high.

TPS65250 also features a low power mode enabled by an external signal, which allows for a reduction on the input power supplied to the system when the host processor is in stand-by (low activity) mode.

TPS65250 is packaged in a small, thermally efficient QFN RHA40 package.

ダウンロード 字幕付きのビデオを表示 ビデオ

技術資料

star =TI が選定したこの製品の主要ドキュメント
結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。
4 をすべて表示
種類 タイトル 最新の英語版をダウンロード 日付
* データシート 4.5-V to 18-V Input, High Current, Synchronous Step Down Three Buck Converter データシート (Rev. C) 2012年 10月 19日
セレクション・ガイド 電源 IC セレクション・ガイド 2018 (Rev. R 翻訳版) 英語版 (Rev.R) 2018年 9月 13日
アプリケーション・ノート TPS65250/1/2/3 LAYOUT GUIDE 2013年 1月 15日
アプリケーション・ノート TPS65250/1/2/3 Output Filter Selection Guidelines 2013年 1月 15日

設計と開発

その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。

パッケージ ピン数 ダウンロード
VQFN (RHA) 40 オプションの表示

購入と品質

記載されている情報:
  • RoHS
  • REACH
  • デバイスのマーキング
  • リード端子の仕上げ / ボールの原材料
  • MSL 定格 / ピーク リフロー
  • MTBF/FIT 推定値
  • 材質成分
  • 認定試験結果
  • 継続的な信頼性モニタ試験結果
記載されている情報:
  • ファブの拠点
  • 組み立てを実施した拠点

推奨製品には、この TI 製品に関連するパラメータ、評価基板、またはリファレンス デザインが存在する可能性があります。

サポートとトレーニング

TI E2E™ フォーラムでは、TI のエンジニアからの技術サポートを提供

コンテンツは、TI 投稿者やコミュニティ投稿者によって「現状のまま」提供されるもので、TI による仕様の追加を意図するものではありません。使用条件をご確認ください。

TI 製品の品質、パッケージ、ご注文に関するお問い合わせは、TI サポートをご覧ください。​​​​​​​​​​​​​​

ビデオ