JAJSIL5A February   2020  – August 2020 ADC12DJ1600-Q1 , ADC12QJ1600-Q1 , ADC12SJ1600-Q1

PRODUCTION DATA  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
  4. 4 概要 (続き)
  5. 5 Revision History
  6. 6 Device Comparison
  7. 7 Pin Configuration and Functions
    1.     Pin Functions
  8. 8 Specifications
    1. 8.1  Absolute Maximum Ratings
    2. 8.2  ESD Ratings
    3. 8.3  Recommended Operating Conditions
    4. 8.4  Thermal Information
    5. 8.5  Electrical Characteristics: DC Specifications
    6. 8.6  ADC12xJ1600-Q1: Electrical Characteristics: Power Consumption
    7. 8.7  ADC12xJ1600-Q1: Electrical Characteristics: AC Specifications
    8. 8.8  Timing Requirements
    9. 8.9  Switching Characteristics
    10. 8.10 Typical Characteristics
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Analog Input
        1. 9.3.1.1 Analog Input Protection
        2. 9.3.1.2 Full-Scale Voltage (VFS) Adjustment
        3. 9.3.1.3 Analog Input Offset Adjust
        4. 9.3.1.4 ADC Core
          1. 9.3.1.4.1 ADC Theory of Operation
          2. 9.3.1.4.2 ADC Core Calibration
          3. 9.3.1.4.3 Analog Reference Voltage
          4. 9.3.1.4.4 ADC Over-range Detection
          5. 9.3.1.4.5 Code Error Rate (CER)
      2. 9.3.2 Temperature Monitoring Diode
      3. 9.3.3 Timestamp
      4. 9.3.4 Clocking
        1. 9.3.4.1 Converter PLL (C-PLL) for Sampling Clock Generation
        2. 9.3.4.2 LVDS Clock Outputs (PLLREFO±, TRIGOUT±)
        3. 9.3.4.3 Optional CMOS Clock Outputs (ORC, ORD)
        4. 9.3.4.4 SYSREF for JESD204C Subclass-1 Deterministic Latency
          1. 9.3.4.4.1 SYSREF Capture for Multi-Device Synchronization and Deterministic Latency
          2. 9.3.4.4.2 SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing)
      5. 9.3.5 JESD204C Interface
        1. 9.3.5.1  Transport Layer
        2. 9.3.5.2  Scrambler
        3. 9.3.5.3  Link Layer
        4. 9.3.5.4  8B/10B Link Layer
          1. 9.3.5.4.1 Data Encoding (8B/10B)
          2. 9.3.5.4.2 Multiiframes and the Local Multiframe Clock (LMFC)
          3. 9.3.5.4.3 Code Group Synchronization (CGS)
          4. 9.3.5.4.4 Initial Lane Alignment Sequence (ILAS)
          5. 9.3.5.4.5 Frame and Multiframe Monitoring
        5. 9.3.5.5  64B/66B Link Layer
          1. 9.3.5.5.1 64B/66B Encoding
          2. 9.3.5.5.2 Multiblocks, Extended Multiblocks and the Local Extended Multiblock Clock (LEMC)
            1. 9.3.5.5.2.1 Block, Multiblock and Extended Multiblock Alignment using Sync Header
              1. 9.3.5.5.2.1.1 Cyclic Redundancy Check (CRC) Mode
              2. 9.3.5.5.2.1.2 Forward Error Correction (FEC) Mode
          3. 9.3.5.5.3 Initial Lane Alignment
          4. 9.3.5.5.4 Block, Multiblock and Extended Multiblock Alignment Monitoring
        6. 9.3.5.6  Physical Layer
          1. 9.3.5.6.1 SerDes Pre-Emphasis
        7. 9.3.5.7  JESD204C Enable
        8. 9.3.5.8  Multi-Device Synchronization and Deterministic Latency
        9. 9.3.5.9  Operation in Subclass 0 Systems
        10. 9.3.5.10 Alarm Monitoring
          1. 9.3.5.10.1 Clock Upset Detection
          2. 9.3.5.10.2 FIFO Upset Detection
    4. 9.4 Device Functional Modes
      1. 9.4.1 Low Power Mode and High Performance Mode
      2. 9.4.2 JESD204C Modes
        1. 9.4.2.1 JESD204C Transport Layer Data Formats
        2. 9.4.2.2 64B/66B Sync Header Stream Configuration
        3. 9.4.2.3 Redundant Data Mode (Alternate Lanes)
      3. 9.4.3 Power-Down Modes
      4. 9.4.4 Test Modes
        1. 9.4.4.1 Serializer Test-Mode Details
        2. 9.4.4.2 PRBS Test Modes
        3. 9.4.4.3 Clock Pattern Mode
        4. 9.4.4.4 Ramp Test Mode
        5. 9.4.4.5 Short and Long Transport Test Mode
          1. 9.4.4.5.1 Short Transport Test Pattern
        6. 9.4.4.6 D21.5 Test Mode
        7. 9.4.4.7 K28.5 Test Mode
        8. 9.4.4.8 Repeated ILA Test Mode
        9. 9.4.4.9 Modified RPAT Test Mode
      5. 9.4.5 Calibration Modes and Trimming
        1. 9.4.5.1 Foreground Calibration Mode
        2. 9.4.5.2 Background Calibration Mode
        3. 9.4.5.3 Low-Power Background Calibration (LPBG) Mode
      6. 9.4.6 Offset Calibration
      7. 9.4.7 Trimming
    5. 9.5 Programming
      1. 9.5.1 Using the Serial Interface
      2. 9.5.2 SCS
      3. 9.5.3 SCLK
      4. 9.5.4 SDI
      5. 9.5.5 SDO
      6. 9.5.6 Streaming Mode
      7. 9.5.7 SPI_Register_Map Registers
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Applications
      1. 10.2.1 Light Detection and Ranging (LiDAR) Digitizer
        1. 10.2.1.1 Design Requirements
        2. 10.2.1.2 Detailed Design Procedure
          1. 10.2.1.2.1 Analog Front-End Requirements
          2. 10.2.1.2.2 Calculating Clock and SerDes Frequencies
        3. 10.2.1.3 Application Curves
    3. 10.3 Initialization Set Up
  11. 11Power Supply Recommendations
    1. 11.1 Power Sequencing
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
  13. 13Device and Documentation Support
    1. 13.1 Device Support
    2. 13.2 Receiving Notification of Documentation Updates
    3. 13.3 Support Resources
    4. 13.4 商標
    5. 13.5 静電気放電に関する注意事項
    6. 13.6 Glossary
  14. 14Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

9.4.2 JESD204C Modes

The device can be programmed for a number JESD204C output formats. Table 9-13 summarizes the basic operating mode configuration parameters and whether they are user configured or derived.

Table 9-13 ADC12QJ1600-Q1 Operating Mode Configuration Parameters
PARAMETERDESCRIPTIONUSER CONFIGURED OR DERIVEDVALUE
JMODEJESD204C operating mode, automatically derives the rest of the JESD204C parametersUser configuredSet by JMODE
RNumber of bits transmitted per lane per ADC core sampling clock cycle. The JESD204C line rate is the sampling clock frequency (fS) times R. This parameter sets the SerDes PLL multiplication factor.DerivedSee Table 9-15, Table 9-16 and Table 9-17
KNumber of frames per multiframe (8B/10B mode)User configuredSet by KM1, see the allowed values in Table 9-15, Table 9-16 and Table 9-17. This parameter is ignored in 64B/66B modes.
ENumber of multiblocks per extended multiblock (64B/66B mode)DerivedAlways set to '1' in ADC12QJ1600-Q1. This parameter is ignored in 8B/10B modes.

There are a number of parameters required to define the JESD204C transport layer format, all of which are sent across the link during the initial lane alignment sequence in 8B/10B mode. 64B/66B mode does not use the ILAS, however the transport layer uses the same parameters. In the device, most parameters are automatically derived based on the selected JMODE; however, a few are configured by the user. Table 9-14 describes these parameters.

Table 9-14 JESD204C Initial Lane Alignment Sequence Parameters
PARAMETERDESCRIPTIONUSER CONFIGURED OR DERIVEDVALUE
ADJCNTLMFC adjustment amount (not applicable)DerivedAlways 0
ADJDIRLMFC adjustment direction (not applicable)DerivedAlways 0
BIDBank IDDerivedAlways 0
CFNumber of control words per frameDerivedAlways 0
CSControl bits per sampleDerivedAlways set to 0 in ILAS, see Table 9-15, Table 9-16 and Table 9-17 for actual usage
DIDDevice identifier, used to identify the linkUser configuredSet by DID, see Table 9-18
FNumber of octets (bytes) per frame (per lane)DerivedSee Table 9-15, Table 9-16 and Table 9-17
HDHigh-density format (samples split between lanes)DerivedAlways 0
JESDVJESD204 standard revisionDerivedAlways 1
KNumber of frames per multiframeUser configuredSet by the KM1 register
LNumber of serial output lanes per linkDerivedSee Table 9-15, Table 9-16 and Table 9-17
LIDLane identifier for each laneDerivedSee Table 9-18
MNumber of converters used to determine lane bit packing; may not match number of ADC channels in the deviceDerivedSee Table 9-15, Table 9-16 and Table 9-17
NSample resolution (before adding control and tail bits)DerivedSee Table 9-15, Table 9-16 and Table 9-17
N'Bits per sample after adding control and tail bitsDerivedSee Table 9-15, Table 9-16 and Table 9-17
SNumber of samples per converter (M) per frameDerivedSee Table 9-15, Table 9-16 and Table 9-17
SCRScrambler enabledUser configuredSet by SCR
SUBCLASSVDevice subclass versionDerivedAlways 1
RES1Reserved field 1DerivedAlways 0
RES2Reserved field 2DerivedAlways 0
CHKSUMChecksum for ILAS checking (sum of all above parameters modulo 256)DerivedComputed based on parameters in this table

Configuring the device is made easy by using a single configuration parameter called JMODE. Using Table 9-15 for the quad channel device, Table 9-16 for the dual channel device or Table 9-17 for the single channel device, the correct JMODE value can be found for the desired operating mode. The modes listed are the only available operating modes. This tables also gives a range and allowable step size for the K parameter (set by KM1), which sets the multiframe length in number of frames.

Table 9-15 Operating Modes for Quad Channel Device
OPERATING MODEUSER-SPECIFIED PARAMETERDERIVED PARAMETERSINPUT CLOCK RANGE (MHz)
JMODEK
[Min:Step:Max]		EncodingNCSN’CFLMFSHDER
(Fbit / Fclk)
12-Bit, 8B/10B, 8 Lanes04:4:2568B/10B12012088(1)850—8500-1600
12-Bit, 8B/10B, 6 Lanes116:16:2568B/10B12012064221—10500-1600
8-Bit, 8B/10B, 4 Lanes232:32:2568B/10B808044110—10500-1600
10-Bit, 8B/10B, 4 Lanes332:32:2568B/10B10010044540—12.5500-1372.8
12-Bit, 64B/66B, 3 Lanes4128(2)64B/66B12012034211316.5500-1040
8-Bit, 64B/66B, 2 Lanes5128(2)64B/66B808024210116.5500-1040
12-Bit, 64B/66B, 6 Lanes6128(2)64B/66B1201206422138.25500-1600
8-Bit, 64B/66B, 4 Lanes7256(2)64B/66B80804411018.25500-1600
12-Bit, 64B/66B, 4 Lanes8256(2)64B/66B12012044320312.375500-1386.7
8-Bit, 8B/10B, 8 Lanes932:32:2568B/10B808084120—5500-1600
10-Bit, 8B/10B, 8 Lanes1032:32:2568B/10B10010088(1)540—6.25500-1600
12-Bit, 64B/66B, 8 Lanes14256(2)64B/66B12012088(1)32036.1875500-1600
(1) M equals L in these modes to allow the samples to be sent in time-order over L lanes without unnecessary buffering. The M parameter does not represent the actual number of converters. Interleave the M sample streams from each link in the receiver to produce the correct sample data; see mode diagrams for more details.
(2) In the 64B/66B modes, the K parameter is not directly programmable. K is related to E and F according to the equation K = 8 x 32 x E/F. K is not an actual parameter of the 64B/66B link layer.
Table 9-16 Operating Modes for Dual Channel Device
OPERATING MODEUSER-SPECIFIED PARAMETERDERIVED PARAMETERSINPUT CLOCK RANGE (MHz)
JMODEK
[Min:Step:Max]		EncodingNCSN’CFLMFSHDER
(Fbit / Fclk)
12-Bit, 8B/10B, 4 Lanes04:4:2568B/10B12012044(1)850—8500-1600
12-Bit, 8B/10B, 3 Lanes116:16:2568B/10B12012032221—10500-1600
8-Bit, 8B/10B, 2 Lanes232:32:2568B/10B808022110—10500-1600
10-Bit, 8B/10B, 2 Lanes332:32:2568B/10B10010022540—12.5500-1372.8
12-Bit, 64B/66B, 2 Lanes4128(2)64B/66B12012022211316.5500-1040
8-Bit, 64B/66B, 1 Lane5128(2)64B/66B808012210116.5500-1040
12-Bit, 64B/66B, 3 Lanes6128(2)64B/66B1201203222138.25500-1600
8-Bit, 64B/66B, 2 Lanes7256(2)64B/66B80802211018.25500-1600
12-Bit, 64B/66B, 2 Lanes8256(2)64B/66B12012022320312.375500-1386.7
8-Bit, 8B/10B, 4 Lanes932:32:2568B/10B808032120—5500-1600
10-Bit, 8B/10B, 4 Lanes1032:32:2568B/10B10010044(1)540—6.25500-1600
12-Bit, 8B/10B, 8 Lanes114:4:2568B/10B12012088(1)850—4500-1600
8-Bit, 8B/10B, 8 Lanes1232:32:2568B/10B808082140—2.5500-1600
10-Bit, 8B/10B, 8 Lanes1332:32:2568B/10B10010088(1)540—3.125500-1600
12-Bit, 64B/66B, 4 Lanes14256(2)64B/66B12012044(1)32036.1875500-1600
12-Bit, 64B/66B, 8 Lanes15256(2)64B/66B12012088(1)32223.09375500-1600
(1) M equals L in these modes to allow the samples to be sent in time-order over L lanes without unnecessary buffering. The M parameter does not represent the actual number of converters. Interleave the M sample streams from each link in the receiver to produce the correct sample data; see mode diagrams for more details.
(2) In the 64B/66B modes, the K parameter is not directly programmable. K is related to E and F according to the equation K = 8 x 32 x E/F. K is not an actual parameter of the 64B/66B link layer.
Table 9-17 Operating Modes for Single Channel Device
OPERATING MODEUSER-SPECIFIED PARAMETERDERIVED PARAMETERSINPUT CLOCK RANGE (MHz)
JMODEK
[Min:Step:Max]		EncodingNCSN’CFLMFSHDER
(Fbit / Fclk)
12-Bit, 8B/10B, 2 Lanes04:4:2568B/10B12012022(1)850—8500-1600
12-Bit, 8B/10B, 2 Lanes116:16:2568B/10B12012021221—10500-1600
8-Bit, 8B/10B, 2 Lanes232:32:2568B/10B808014110—10500-1600
10-Bit, 8B/10B, 1 Lane332:32:2568B/10B10010014540—12.5500-1372.8
12-Bit, 64B/66B, 1 Lane4128(2)64B/66B12012014211316.5500-1040
8-Bit, 64B/66B, 1 Lanes5128(2)64B/66B808014210116.5500-1040
12-Bit, 64B/66B, 2 Lanes6128(2)64B/66B1201202422138.25500-1600
8-Bit, 64B/66B, 1 Lane7256(2)64B/66B80801411018.25500-1600
12-Bit, 64B/66B, 1 Lane8256(2)64B/66B12012014320312.375500-1386.7
8-Bit, 8B/10B, 2 Lanes932:32:2568B/10B808024120—5500-1600
10-Bit, 8B/10B, 2 Lanes1032:32:2568B/10B10010022(1)540—6.25500-1600
12-Bit, 8B/10B, 4 Lanes114:4:2568B/10B12012044(1)850—4500-1600
8-Bit, 8B/10B, 4 Lanes1232:32:2568B/10B808041140—2.5500-1600
10-Bit, 8B/10B, 4 Lanes1332:32:2568B/10B10010044(1)540—3.125500-1600
12-Bit, 64B/66B, 2 Lanes14256(2)64B/66B12012022(1)32036.1875500-1600
12-Bit, 64B/66B, 4 Lanes15256(2)64B/66B12012044(1)32223.09375500-1600
(1) M equals L in these modes to allow the samples to be sent in time-order over L lanes without unnecessary buffering. The M parameter does not represent the actual number of converters. Interleave the M sample streams from each link in the receiver to produce the correct sample data; see mode diagrams for more details.
(2) In the 64B/66B modes, the K parameter is not directly programmable. K is related to E and F according to the equation K = 8 x 32 x E/F. K is not an actual parameter of the 64B/66B link layer.

The quad and dual channel devices have a total of 8 high-speed output drivers and the single channel device a total of 4 high-speed output drivers. The lanes and their derived configuration parameters are described in Table 9-18. For a specified JMODE, the lowest indexed lanes are used and the higher indexed lanes are automatically powered down. Always route the lowest indexed lanes to the logic device.

Table 9-18 ADC12QJ1600-Q1 Lane Assignment and Parameters
DEVICE PIN DESIGNATIONDevicesDID (User Configured)LID (Derived)
D0±AllSet by DID0
D1±AllSet by DID1
D2±AllSet by DID2
D3±AllSet by DID3
D4±Quad/Dual onlySet by DID4
D5±Quad/Dual onlySet by DID5
D6±Quad/Dual onlySet by DID6
D7±Quad/Dual onlySet by DID7