JAJSGG2C October 2018 – June 2019 ADS125H02
PRODUCTION DATA.
The ADS125H02 is a ±20-V signal input, 24-bit, 40-kSPS, delta-sigma (ΔΣ) analog-to-digital converter. The device features gain from 0.125 to 128 that program the input voltage range from ±20 V to ±20 mV (VREF = 2.5 V). The inputs are configurable as one differential input or two single-ended inputs. The device includes a low-noise, low-drift PGA with high input impedance, signal monitors to detect overload conditions, and a voltage reference. A temperature sensor is provided to monitor the surrounding temperature.
The ADC provides a compact one-chip measurement solution for a wide range of input voltages, including typical current and voltage inputs to industrial programmable logic controllers (PLCs), such as ±10-V and 4-mA to 20-mA transmitters (using an external shunt resistor). The ADC provides the resolution necessary to interface directly to low-level sensors such as strain-gauge sensors, thermocouples, and resistance temperature detectors (RTDs). Four general-purpose, input/output (GPIO) pins expand the number of measurement channels with the use of an external multiplexer. Two current sources (IDAC1 and IDAC2) are provided for RTD biasing.
In summary, the ADC features:
Analog inputs (AIN0, AIN1, AINCOM) connect to the input multiplexer (MUX) to select the ADC input channel. The ADC supports one differential or two single-ended input measurement configurations.
The programmable gain amplifier (PGA) follows the input multiplexer. The PGA is a high input impedance, complementary metal oxide semiconductor (CMOS), differential-input and differential-output amplifier. The PGA has gain and attenuation modes to match the signal amplitude requirements. In attenuation mode, the PGA reduces the input voltage to the range of the ADC. In gain mode, the input voltage is amplified to the range of the ADC. The PGA output connects to the CAPP and CAPN pins. The ADC antialias filter is provided by the combination of the internal PGA output resistors and the external capacitor connected to these pins.
The input channel multiplexer and the PGA are powered by the high-voltage power-supply pins (HV_AVDD and HV_AVSS).
The operating state of the PGA are monitored for signal out-of-range conditions. Status bits in the status register indicate the possible PGA out-of-range conditions.
The ΔΣ modulator measures the input voltage relative to the reference voltage to produce a 24-bit conversion result. The input range of the ADC is ±VREF / Gain, where gain is programable in binary steps from 0.125 to 128.
The ADC reference voltage is either internal (2.5 V) or external. The REFOUT pin is the internal reference voltage output (with respect to the AGND pin). The reference is monitored for out-of-range conditions and the status is reflected in the conversion data STATUS byte. The device provides two pairs of voltage reference input pins (REFP0, REFN0 and REFP1, REFN1).
The digital filter both averages and reduces the data rate of the modulator output to provide the output conversion result. The sinc filter mode of the digital filter provides programmable orders (sinc1 through sinc5) that allow optimization of conversion latency, conversion noise, and line-cycle rejection. The finite impulse response (FIR) filter mode provides no-latency conversion data with simultaneous rejection of 50-Hz and 60-Hz interference for data rates of 20 SPS or less.
User-programmable offset and gain calibration registers correct the conversion data to provide the final conversion result.
The SPI-compatible serial interface is used to read the conversion data and for ADC configuration and control. Integrity of SPI I/O communication is validated by CRC error checking. The serial interface consists of the following signals: CS1, CS2, SCLK, DIN, and DOUT/DRDY (see the Chip-Select Pins (CS1 and CS2) section for details). The dual-function DOUT/DRDY pin combines the functions of the serial data output and data-ready indication into one pin. DRDY is the data-ready output signal.
The device includes two current sources (IDAC1, IDAC2). The IDACs are powered by the 5-V AVDD power supply. The IDACs provide excitation current to RTDs or other sensors that require constant-current excitation.
The device provides four GPIO pins to control an external signal multiplexer and for general-purpose I/O of 0-V to 5-V logic signals.
The ADC has an internal temperature sensor to monitor the surrounding temperature. The high-voltage power supply is available for readback by the ADC for user diagnostics.
Clock operation is either controlled by the internal oscillator or by an external clock source. The external clock is automatically detected by the ADC. The nominal clock frequency is 7.3728 MHz (10.24 MHz for data rates equal to 40 kSPS).
ADC conversions are controlled by the START pin or by the START command. Conversions are programmable for either continuous mode (gated by START) or one-shot (pulse) conversions.
The ADC auto-resets at power-on, or is manually reset by the RESET input or by the RESET command.
The HV_AVDD and HV_AVSS power supplies allow either bipolar or unipolar configuration (bipolar: ±5 V to ±18 V, unipolar: 10 V to 36 V). The digital I/Os are powered by DVDD (3-V to 5-V range). An internal 2-V subregulator powers the ADC digital core for the DVDD supply. An external bypass capacitor is required at the subregulator output (BYPASS pin).