AC PSRR is the measure of rejection of variations in the supply voltage by the ADC. If ΔV_SUP is the change in supply voltage and ΔV_OUT is the resultant change of the ADC output code (referred to the input), then:

Equation 5.

The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low-frequency value.

The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs. This delay is different across channels. The maximum variation is specified as aperture delay variation (channel-to-channel).

The sample-to-sample variation in aperture delay.

The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine-wave clock results in a 50% duty cycle.

CMRR is the measure of rejection of variation in the analog input common-mode by the ADC. If ΔV_{CM_IN} is the change in the common-mode voltage of the input pins and ΔV_OUT is the resulting change of the ADC output code (referred to the input), then:

Equation 6.

Crosstalk is a measure of the internal coupling of a signal from an adjacent channel into the channel of interest. Crosstalk is specified separately for coupling from the immediate neighboring channel (near-channel) and for coupling from channel across the package (far-channel). Crosstalk is usually measured by applying a full-scale signal in the adjacent channel. Crosstalk is the ratio of the power of the coupling signal (as measured at the output of the channel of interest) to the power of the signal applied at the adjacent channel input. Crosstalk is typically expressed in dBc.

DC PSSR is the ratio of the change in offset error to a change in analog supply voltage. The dc PSRR is typically given in units of mV/V.

An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSBs.

ENOB is a measure of the converter performance as compared to the theoretical limit based on quantization noise.

Equation 7.

Gain error is the deviation of the ADC actual input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range. Gain error has two components: error as a result of reference inaccuracy (E_GREF) and error as a result of the channel (E_GCHAN). Both errors are specified independently as E_GREF and E_GCHAN.

To a first-order approximation, the total gain error is E_TOTAL ~ E_GREF + E_GCHAN.

For example, if E_TOTAL = ±0.5%, the full-scale input varies from (1 – 0.5 / 100) x FS_ideal to (1 + 0.5 / 100) × FS_ideal.

The INL is the deviation of the ADC transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs.

The maximum sampling rate at which specified operation is given. All parametric testing is performed at this sampling rate unless otherwise noted.

The minimum sampling rate at which the ADC functions.

The offset error is the difference, given in number of LSBs, between the ADC actual average idle channel output code and the ideal average idle channel output code. This quantity is often mapped into millivolts.

SINAD is the ratio of the power of the fundamental (P_S) to the power of all the other spectral components including noise (P_N) and distortion (P_D), but excluding dc.

Equation 8.

Equation 9.

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.

SNR is the ratio of the power of the fundamental (P_S) to the noise floor power (P_N), excluding the power at dc and the first nine harmonics.

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.

The ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).

The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree Celsius of the parameter from T_MIN to T_MAX. Temperature drift is calculated by dividing the maximum deviation of the parameter across the T_MIN to T_MAX range by the difference T_MAX – T_MIN.

THD is the ratio of the power of the fundamental (P_S) to the power of the first nine harmonics (P_D).

Equation 10.

THD is typically given in units of dBc (dB to carrier).

IMD3 is the ratio of the power of the fundamental (at frequencies f₁ and f₂) to the power of the worst spectral component at either frequency 2f₁ – f₂ or 2f₂ – f₁. IMD3 is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.

The number of clock cycles taken to recover to less than 1% error after an overload on the analog inputs. This is tested by separately applying a sine wave signal with 6 dB positive and negative overload. The deviation of the first few samples after the overload (from the expected values) is noted.