The ADS7042 is an ultralow-power, ultra-small analog-to-digital converter (ADC) that supports a wide analog input range. The analog input range for the device is defined by the AVDD supply voltage. The device samples the input voltage across the AINP and AINM pins on the CS falling edge and starts the conversion. The clock provided on the SCLK pin is used for conversion and data transfer. During conversions, both the AINP and AINM pins are disconnected from the sampling circuit. After the conversion completes, the sampling capacitors are reconnected across the AINP and AINM pins and the ADS7042 enters acquisition phase.

The device has an internal offset calibration. The offset calibration can be initiated by the user either on power-up or during normal operation; see the Offset Calibration section for more details.

The device also provides a simple serial interface to the host controller and operates over a wide range of digital power supplies. The ADS7042 requires only a 16-MHz SCLK for supporting a throughput of 1 MSPS. The digital interface also complies with the JESD8-7A (normal range) standard. The Functional Block Diagram section provides a block diagram of the device.

10.3.1 Reference

The device uses the analog supply voltage (AVDD) as a reference, as shown in Figure 31. TI recommends decoupling the AVDD pin with a 1-µF, low equivalent series resistance (ESR) ceramic capacitor. The minimum capacitor value required for AVDD is 200 nF. The AVDD pin functions as a switched capacitor load to the source powering AVDD. The decoupling capacitor provides the instantaneous charge required by the internal circuit and helps in maintaining a stable dc voltage on the AVDD pin. TI recommends powering the AVDD pin with a low output impedance and low-noise regulator (such as the TPS79101).

Figure 31. Reference for the Device

10.3.2 Analog Input

The device supports single-ended analog inputs. The ADC samples the difference between AINP and AINM and converts for this voltage. The device is capable of accepting a signal from –100 mV to 100 mV on the AINM input and is useful in systems where the sensor or signal-conditioning block is far from the ADC. In such a scenario, there can be a difference between the ground potential of the sensor or signal conditioner and the ADC ground. In such cases, use separate wires to connect the ground of the sensor or signal conditioner to the AINM pin. The AINP input is capable of accepting signals from 0 V to AVDD. Figure 32 represents the equivalent analog input circuits for the sampling stage. The device has a low-pass filter followed by the sampling switch and sampling capacitor. The sampling switch is represented by an R_s(typically 50 Ω) resistor in series with an ideal switch and C_s (typically 15 pF) is the sampling capacitor. The ESD diodes are connected from both analog inputs to AVDD and ground.

Figure 32. Equivalent Input Circuit for the Sampling Stage

The analog input full-scale range (FSR) is equal to the reference voltage of the ADC. The reference voltage for the device is equal to the analog supply voltage (AVDD). Thus, the device FSR can be determined by Equation 1:

10.3.3 ADC Transfer Function

The device output is in straight binary format. The device resolution for a single-ended input can be computed by Equation 2:

Figure 33 and Table 1 show the ideal transfer characteristics for the device.

Figure 33. Ideal Transfer Characteristics

10.3.4 Serial Interface

The device supports a simple, SPI-compatible interface to the external host. The CS signal defines one conversion and serial transfer frame. A frame starts with a CS falling edge and ends with a CS rising edge. The SDO pin outputs the ADC conversion results. Figure 34 shows a detailed timing diagram for the serial interface. A minimum delay of t_{SU_CSCK} must elapse between the CS falling edge and the first SCLK falling edge. The device uses the clock provided on the SCLK pin for conversion and data transfer. The conversion result is available on the SDO pin with the first two bits set to 0, followed by 12 bits of the conversion result. The first zero is launched on the SDO pin on the CS falling edge. Subsequent bits (starting with another 0 followed by the conversion result) are launched on the SDO pin on subsequent SCLK falling edges. The SDO output remains low after 14 SCLKs. A CS rising edge ends the frame and brings the serial data bus to 3-state. For acquisition of the next sample, a minimum time of t_ACQ must be provided after the conversion of the current sample is completed. For details on timing specifications, see the Timing Characteristics table.

The device initiates an offset calibration on the first CS falling edge after power-up and the SDO output remains low during the first serial transfer frame after power-up. For further details, refer to the Offset Calibration section.

Figure 34. Serial Interface Timing Diagram

10.4.1 Offset Calibration

The ADS7042 includes a feature to calibrate the device internal offset. During offset calibration, the analog input pins (AINP and AINM) are disconnected from the sampling stage. The device includes an internal offset calibration register (OCR) that stores the offset calibration result. The OCR is an internal register and cannot be accessed by the user through the serial interface. The OCR is reset to zero on power-up. Therefore, TI recommends calibrating the offset on power-up to bring the offset within the specified limits. If the operating temperature or analog supply voltage reflect a significant change, the offset can be recalibrated during normal operation. Figure 35 shows the offset calibration process.

1. See the Timing Characteristics section for timing specifications.

2. See the Offset Calibration During Normal Operation section for details.

3. See the Offset Calibration on Power-Up section for details.

4. The power recycle on the AVDD supply is required to reset the offset calibration and to bring the device to a power-up state.

Figure 35. Offset Calibration

10.4.1.1 Offset Calibration on Power-Up

The device initiates offset calibration on the first CS falling edge after power-up and calibration completes if the CS pin remains low for at least 16 SCLK falling edges after the first CS falling edge. The SDO output remains low during calibration. The minimum acquisition time must be provided after calibration for acquiring the first sample. If the device is not provided with at least 16 SCLKs during the first serial transfer frame after power-up, the OCR is not updated. Table 2 provides the timing parameters for offset calibration on power-up.

For subsequent samples, the device adjusts the conversion results with the value stored in the OCR. The conversion result adjusted with the value stored in OCR is provided by the device on the SDO output. Figure 36 shows the timing diagram for offset calibration on power-up.

Table 2. Offset Calibration on Power-Up

		MIN	TYP	MAX	UNIT
fCLK-CAL	SCLK frequency for calibration for 2.25 V < AVDD < 3.6 V			16	MHz
fCLK-CAL	SCLK frequency for calibration for 1.65 V < AVDD < 2.25 V			12	MHz
tPOWERUP-CAL	Calibration time at power-up	15 tSCLK			ns
tACQ	Acquisition time	200			ns
tPH_CS	CS high time	tACQ			ns
tSU_CSCK	Setup time: CS falling to SCLK falling	15			ns
tD_CKCS	Delay time: last SCLK falling to CS rising	10			ns

Figure 36. Offset Calibration on Power-Up Timing Diagram

10.4.1.2 Offset Calibration During Normal Operation

Offset calibration can be done during normal device operation if at least 32 SCLK falling edges are provided in one serial transfer frame. During the first 14 SCLKs, the device converts the sample acquired on the CS falling edge and provides data on the SDO output. The device initiates the offset calibration on the 17th SCLK falling edge and calibration completes on the 32nd SCLK falling edge. The SDO output remains low after the 14th SCLK falling edge and SDO goes to 3-state after CS goes high. If the device is provided with less than 32 SCLKs during a serial transfer frame, the OCR is not updated. Table 3 provides the timing parameters for offset calibration during normal operation.

For subsequent samples, the device adjusts the conversion results with the value stored in the OCR. The conversion result adjusted with the value stored in the OCR is provided by the device on the SDO output. Figure 37 shows the timing diagram for offset calibration during normal operation.

Table 3. Offset Calibration During Normal Operation

		MIN	TYP	MAX	UNIT
fCLK-CAL	SCLK frequency for calibration for 2.25 V < AVDD < 3.6 V			16	MHz
fCLK-CAL	SCLK frequency for calibration for 1.65 V < AVDD < 2.25 V			12	MHz
tCAL	Calibration time during normal operation	15 tSCLK			ns
tACQ	Acquisition time	200			ns
tPH_CS	CS high time	tACQ			ns
tSU_CSCK	Setup time: CS falling to SCLK falling	15			ns
tD_CKCS	Delay time: last SCLK falling to CS rising	10			ns

Figure 37. Offset Calibration During Normal Operation Timing Diagram