JAJSKY8J February 2019 – August 2021 DRA829J , DRA829V
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
Table 7-90 represents CPTS timing conditions.
PARAMETER | DESCRIPTION | MIN | MAX | UNIT |
---|---|---|---|---|
INPUT CONDITIONS | ||||
SRI | Input slew rate | 0.5 | 5 | V/ns |
OUTPUT CONDITIONS | ||||
CL | Output load capacitance | 2 | 10 | pF |
Section 7.10.5.20.1, Section 7.10.5.20.2, Figure 7-108, and Figure 7-109 present timing requirements and switching characteristics of the CPTS interface.