SPRSP35G February   2019  – March 2021 DRA829J , DRA829V

ADVANCE INFORMATION  

  1. Features
  2. Applications
  3. Description
    1. 3.1 Functional Block Diagram
  4. Revision History
  5. Device Comparison
    1. 5.1 Related Products
  6. Terminal Configuration and Functions
    1. 6.1 Pin Diagram
    2. 6.2 Pin Attributes
    3. 6.3 Signal Descriptions
      1. 6.3.1  ADC
        1. 6.3.1.1 MCU Domain
      2. 6.3.2  DDRSS
        1. 6.3.2.1 MAIN Domain
      3. 6.3.3  GPIO
        1. 6.3.3.1 MAIN Domain
        2. 6.3.3.2 WKUP Domain
      4. 6.3.4  I2C
        1. 6.3.4.1 MAIN Domain
        2. 6.3.4.2 MCU Domain
        3. 6.3.4.3 WKUP Domain
      5. 6.3.5  I3C
        1. 6.3.5.1 MAIN Domain
        2. 6.3.5.2 MCU Domain
      6. 6.3.6  MCAN
        1. 6.3.6.1 MAIN Domain
        2. 6.3.6.2 MCU Domain
      7. 6.3.7  MCSPI
        1. 6.3.7.1 MAIN Domain
        2. 6.3.7.2 MCU Domain
      8. 6.3.8  UART
        1. 6.3.8.1 MAIN Domain
        2. 6.3.8.2 MCU Domain
        3. 6.3.8.3 WKUP Domain
      9. 6.3.9  MDIO
        1. 6.3.9.1 MCU Domain
      10. 6.3.10 CPSW2G
        1. 6.3.10.1 MCU Domain
      11. 6.3.11 CPSW9G
        1. 6.3.11.1 MAIN Domain
      12. 6.3.12 ECAP
        1. 6.3.12.1 MAIN Domain
      13. 6.3.13 EQEP
        1. 6.3.13.1 MAIN Domain
      14. 6.3.14 EHRPWM
        1. 6.3.14.1 MAIN Domain
      15. 6.3.15 USB
        1. 6.3.15.1 MAIN Domain
      16. 6.3.16 SERDES
        1. 6.3.16.1 MAIN Domain
      17. 6.3.17 OSPI
        1. 6.3.17.1 MCU Domain
      18. 6.3.18 Hyperbus
        1. 6.3.18.1 MCU Domain
      19. 6.3.19 GPMC
        1. 6.3.19.1 MAIN Domain
      20. 6.3.20 MMC
        1. 6.3.20.1 MAIN Domain
      21. 6.3.21 CPTS
        1. 6.3.21.1 MAIN Domain
      22. 6.3.22 UFS
        1. 6.3.22.1 MAIN Domain
      23. 6.3.23 PRU_ICSSG [Currently Not Supported]
        1. 6.3.23.1 MAIN Domain
      24. 6.3.24 MCASP
        1. 6.3.24.1 MAIN Domain
      25. 6.3.25 DSS
        1. 6.3.25.1 MAIN Domain
      26. 6.3.26 DP
        1. 6.3.26.1 MAIN Domain
      27. 6.3.27 Camera Streaming Interface Receiver (CSI_RX_IF) Subsystem
        1. 6.3.27.1 MAIN Domain
      28. 6.3.28 DSI_TX
        1. 6.3.28.1 MAIN Domain
      29. 6.3.29 VPFE
        1. 6.3.29.1 MAIN Domain
      30. 6.3.30 DMTIMER
        1. 6.3.30.1 MAIN Domain
        2. 6.3.30.2 MCU Domain
      31. 6.3.31 Emulation and Debug
        1. 6.3.31.1 MAIN Domain
      32. 6.3.32 System and Miscellaneous
        1. 6.3.32.1 Boot Mode Configuration
          1. 6.3.32.1.1 MAIN Domain
          2. 6.3.32.1.2 MCU Domain
        2. 6.3.32.2 Clock
          1. 6.3.32.2.1 MAIN Domain
          2. 6.3.32.2.2 WKUP Domain
        3. 6.3.32.3 System
          1. 6.3.32.3.1 MAIN Domain
          2. 6.3.32.3.2 WKUP Domain
        4. 6.3.32.4 EFUSE
      33. 6.3.33 Power Supply
    4. 6.4 Pin Multiplexing
    5. 6.5 Connections for Unused Pins
  7. Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Power-On-Hour (POH) Limits
    4. 7.4  Recommended Operating Conditions
    5. 7.5  Operating Performance Points
    6. 7.6  Power Consumption Summary
    7. 7.7  Electrical Characteristics
      1. 7.7.1 USB2PHY Electrical Characteristics
      2. 7.7.2 SerDes 2-L-PHY/4-L-PHY Electrical Characteristics
      3. 7.7.3 UFS M-PHY Electrical Characteristics
      4. 7.7.4 eDP/DP AUX-PHY Electrical Characteristics
      5. 7.7.5 DDR0 Electrical Characteristics
    8. 7.8  VPP Specifications for One-Time Programmable (OTP) eFuses
      1. 7.8.1 Recommended Operating Conditions for OTP eFuse Programming
      2. 7.8.2 Hardware Requirements
      3. 7.8.3 Programming Sequence
      4. 7.8.4 Impact to Your Hardware Warranty
    9. 7.9  Thermal Resistance Characteristics
      1. 7.9.1 Thermal Resistance Characteristics for ALF Package
    10. 7.10 Timing and Switching Characteristics
      1. 7.10.1 Timing Parameters and Information
      2. 7.10.2 Power Supply Sequencing
        1. 7.10.2.1 Power Supply Slew Rate Requirement
        2. 7.10.2.2 Combined MCU and Main Domains Power-Up Sequencing
        3. 7.10.2.3 Combined MCU and Main Domains Power- Down Sequencing
        4. 7.10.2.4 Independent MCU and Main Domains Power- Up Sequencing
        5. 7.10.2.5 Independent MCU and Main Domains, Primary Power- Down Sequencing
        6. 7.10.2.6 Entry and Exit of MCU Only State
        7. 7.10.2.7 Entry and Exit of DDR Retention State
      3. 7.10.3 System Timing
        1. 7.10.3.1 Reset Timing
        2. 7.10.3.2 Safety Signal Timing
        3. 7.10.3.3 Clock Timing
      4. 7.10.4 Clock Specifications
        1. 7.10.4.1 Input and Output Clocks / Oscillators
          1. 7.10.4.1.1 WKUP_OSC0 Internal Oscillator Clock Source
            1. 7.10.4.1.1.1 Load Capacitance
            2. 7.10.4.1.1.2 Shunt Capacitance
          2. 7.10.4.1.2 WKUP_OSC0 LVCMOS Digital Clock Source
          3. 7.10.4.1.3 Auxiliary OSC1 Internal Oscillator Clock Source
            1. 7.10.4.1.3.1 Load Capacitance
            2. 7.10.4.1.3.2 Shunt Capacitance
          4. 7.10.4.1.4 Auxiliary OSC1 LVCMOS Digital Clock Source
          5. 7.10.4.1.5 Auxiliary OSC1 Not Used
          6. 7.10.4.1.6 WKUP_LFOSC0 Internal Oscillator Clock Source
          7. 7.10.4.1.7 WKUP_LFOSC0 Not Used
        2. 7.10.4.2 Output Clocks
        3. 7.10.4.3 PLLs
        4. 7.10.4.4 Device Inputs and Outputs Module Clocks Frequencies
      5. 7.10.5 Peripherals
        1. 7.10.5.1  ATL
          1. 7.10.5.1.1 ATL_PCLK Timing Requirements
          2. 7.10.5.1.2 ATL_AWS[x] Timing Requirements
          3. 7.10.5.1.3 ATL_BWS[x] Timing Requirements
          4. 7.10.5.1.4 ATCLK[x] Switching Characteristics
        2. 7.10.5.2  VPFE
        3. 7.10.5.3  CPSW2G
          1. 7.10.5.3.1 CPSW2G MDIO Interface Timings
          2. 7.10.5.3.2 CPSW2G RMII Timings
            1. 7.10.5.3.2.1 CPSW2G RMII[x]_REF_CLK Timing Requirements – RMII Mode
            2. 7.10.5.3.2.2 CPSW2G RMII[x]_RXD[1:0], RMII[x]_CRS_DV, and RMII[x]_RX_ER Timing Requirements – RMII Mode
            3. 7.10.5.3.2.3 CPSW2G RMII[x]_TXD[1:0], and RMII[x]_TX_EN Switching Characteristics – RMII Mode
          3. 7.10.5.3.3 CPSW2G RGMII Timings
            1. 7.10.5.3.3.1 RGMII[x]_RXC Timing Requirements – RGMII Mode
            2. 7.10.5.3.3.2 CPSW2G Timing Requirements for RGMII[x]_RD[3:0], and RGMII[x]_RCTL – RGMII Mode
            3. 7.10.5.3.3.3 CPSW2G RGMII[x]_TXC Switching Characteristics – RGMII Mode
            4. 7.10.5.3.3.4 RGMII[x]_TD[3:0], and RGMII[x]_TX_CTL Switching Characteristics – RGMII Mode
        4. 7.10.5.4  CPSW9G
          1. 7.10.5.4.1 CPSW9G MDIO Interface Timings
          2. 7.10.5.4.2 CPSW9G RMII Timings
            1. 7.10.5.4.2.1 RMII[x]_REF_CLK Timing Requirements – RMII Mode
            2. 7.10.5.4.2.2 RMII[x]_RXD[1:0], RMII[x]_CRS_DV, and RMII[x]_RX_ER Timing Requirements – RMII Mode
            3. 7.10.5.4.2.3 RMII[x]_TXD[1:0], and RMII[x]_TXEN Switching Characteristics – RMII Mode
          3. 7.10.5.4.3 CPSW9G RGMII Timings
            1. 7.10.5.4.3.1 RGMII[x]_RXC Timing Requirements – RGMII Mode
            2. 7.10.5.4.3.2 RGMII[x]_RD[3:0] and RGMII[x]_RCTL Timing Requirements – RGMII Mode
            3. 7.10.5.4.3.3 RGMII[x]_TXC Switching Characteristics – RGMII Mode
            4. 7.10.5.4.3.4 RGMII[x]_TD[3:0] and RGMII[x]_TX_CTL Switching Characteristics – RGMII Mode
        5. 7.10.5.5  CSI-2
        6. 7.10.5.6  DDRSS
        7. 7.10.5.7  DSS
        8. 7.10.5.8  eCAP
          1. 7.10.5.8.1 Timing Requirements for eCAP
          2. 7.10.5.8.2 Switching Characteristics for eCAP
        9. 7.10.5.9  EPWM
          1. 7.10.5.9.1 Timing Requirements for eHRPWM
          2. 7.10.5.9.2 Switching Characteristics for eHRPWM
        10. 7.10.5.10 eQEP
          1. 7.10.5.10.1 Timing Requirements for eQEP
          2. 7.10.5.10.2 Switching Characteristics for eQEP
        11. 7.10.5.11 GPIO
          1. 7.10.5.11.1 GPIO Timing Requirements
          2. 7.10.5.11.2 GPIO Switching Characteristics
        12. 7.10.5.12 GPMC
          1. 7.10.5.12.1 GPMC and NOR Flash — Synchronous Mode
            1. 7.10.5.12.1.1 GPMC and NOR Flash Timing Requirements — Synchronous Mode
            2. 7.10.5.12.1.2 GPMC and NOR Flash Switching Characteristics – Synchronous Mode
          2. 7.10.5.12.2 GPMC and NOR Flash — Asynchronous Mode
            1. 7.10.5.12.2.1 GPMC and NOR Flash Timing Requirements – Asynchronous Mode
            2. 7.10.5.12.2.2 GPMC and NOR Flash Switching Characteristics – Asynchronous Mode
          3. 7.10.5.12.3 GPMC and NAND Flash — Asynchronous Mode
            1. 7.10.5.12.3.1 GPMC and NAND Flash Timing Requirements – Asynchronous Mode
            2. 7.10.5.12.3.2 GPMC and NAND Flash Switching Characteristics – Asynchronous Mode
        13. 7.10.5.13 HyperBus
          1. 7.10.5.13.1 Timing Requirements for HyperBus
          2. 7.10.5.13.2 HyperBus 166 MHz Switching Characteristics
          3. 7.10.5.13.3 HyperBus 100 MHz Switching Characteristics
        14. 7.10.5.14 I2C
        15. 7.10.5.15 I3C
        16. 7.10.5.16 MCAN
        17. 7.10.5.17 MCASP
        18. 7.10.5.18 MCSPI
          1. 7.10.5.18.1 MCSPI — Master Mode
          2. 7.10.5.18.2 MCSPI — Slave Mode
        19. 7.10.5.19 MMCSD
          1. 7.10.5.19.1 MMC0 - eMMC Interface
            1. 7.10.5.19.1.1 Legacy SDR Mode
            2. 7.10.5.19.1.2 High Speed SDR Mode
            3. 7.10.5.19.1.3 High Speed DDR Mode
            4. 7.10.5.19.1.4 HS200 Mode
          2. 7.10.5.19.2 MMC1/2 - SD/SDIO Interface
            1. 7.10.5.19.2.1 Default Speed Mode
            2. 7.10.5.19.2.2 High Speed Mode
            3. 7.10.5.19.2.3 UHS–I SDR12 Mode
            4. 7.10.5.19.2.4 UHS–I SDR25 Mode
            5. 7.10.5.19.2.5 UHS–I SDR50 Mode
            6. 7.10.5.19.2.6 UHS–I DDR50 Mode
        20. 7.10.5.20 CPTS
          1. 7.10.5.20.1 CPTS Timing Requirements
          2. 7.10.5.20.2 CPTS Switching Characteristics
        21. 7.10.5.21 OSPI
          1. 7.10.5.21.1 OSPI With Data Training
            1. 7.10.5.21.1.1 OSPI Switching Characteristics – Data Training
          2. 7.10.5.21.2 OSPI Without Data Training
            1. 7.10.5.21.2.1 OSPI Switching Characteristics – DDR Mode
            2. 7.10.5.21.2.2 OSPI Switching Characteristics – SDR Mode
            3. 7.10.5.21.2.3 OSPI Timing Requirements – DDR Mode
            4. 7.10.5.21.2.4 OSPI Timing Requirements – SDR Mode
        22. 7.10.5.22 OLDI
          1. 7.10.5.22.1 OLDI Switching Characteristics
        23. 7.10.5.23 PCIE
        24. 7.10.5.24 Timers
          1. 7.10.5.24.1 Timing Requirements for Timers
          2. 7.10.5.24.2 Switching Characteristics for Timers
        25. 7.10.5.25 UART
          1. 7.10.5.25.1 Timing Requirements for UART
          2. 7.10.5.25.2 UART Switching Characteristics
        26. 7.10.5.26 USB
      6. 7.10.6 Emulation and Debug
        1. 7.10.6.1 Trace
        2. 7.10.6.2 JTAG
          1. 7.10.6.2.1 JTAG Electrical Data and Timing
            1. 7.10.6.2.1.1 JTAG Timing Requirements
            2. 7.10.6.2.1.2 JTAG Switching Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Processor Subsystems
      1. 8.2.1 Arm Cortex-A72
      2. 8.2.2 Arm Cortex-R5F
      3. 8.2.3 DSP C71x
      4. 8.2.4 DSP C66x
    3. 8.3 Accelerators and Coprocessors
      1. 8.3.1 GPU
      2. 8.3.2 D5520MP2
      3. 8.3.3 VXE384MP2
    4. 8.4 Other Subsystems
      1. 8.4.1 MSMC
      2. 8.4.2 NAVSS
        1. 8.4.2.1 NAVSS0
        2. 8.4.2.2 MCU_NAVSS
        3. 8.4.2.3
      3. 8.4.3 PDMA Controller
      4. 8.4.4 Peripherals
        1. 8.4.4.1  ADC
        2. 8.4.4.2  ATL
        3. 8.4.4.3  CSI
          1. 8.4.4.3.1 Camera Streaming Interface Receiver (CSI_RX_IF) and MIPI DPHY Receiver (DPHY_RX)
          2. 8.4.4.3.2 Camera Streaming Interface Transmitter (CSI_TX_IF)
        4. 8.4.4.4  CPSW2G
        5. 8.4.4.5  CPSW9G
        6. 8.4.4.6  DCC
        7. 8.4.4.7  DDRSS
        8. 8.4.4.8  DSS
          1. 8.4.4.8.1 DSI
          2. 8.4.4.8.2 eDP
        9. 8.4.4.9  VPFE
        10. 8.4.4.10 eCAP
        11. 8.4.4.11 EPWM
        12. 8.4.4.12 ELM
        13. 8.4.4.13 ESM
        14. 8.4.4.14 eQEP
        15. 8.4.4.15 GPIO
        16. 8.4.4.16 GPMC
        17. 8.4.4.17 Hyperbus
        18. 8.4.4.18 I2C
        19. 8.4.4.19 I3C
        20. 8.4.4.20 MCAN
        21. 8.4.4.21 MCASP
        22. 8.4.4.22 MCRC Controller
        23. 8.4.4.23 MCSPI
        24. 8.4.4.24 MMC/SD
        25. 8.4.4.25 OSPI
        26. 8.4.4.26 PCIE
        27. 8.4.4.27 SerDes
        28. 8.4.4.28 WWDT
        29. 8.4.4.29 Timers
        30. 8.4.4.30 UART
        31. 8.4.4.31 USB
        32. 8.4.4.32 UFS
  9. Applications and Implementation
    1. 9.1 Power Supply Mapping
    2. 9.2 Device Connection and Layout Fundamentals
      1. 9.2.1 Power Supply Decoupling and Bulk Capacitors
        1. 9.2.1.1 Power Distribution Network Implementation Guidance
      2. 9.2.2 External Oscillator
      3. 9.2.3 JTAG and EMU
      4. 9.2.4 Reset
      5. 9.2.5 Unused Pins
      6. 9.2.6 Hardware Design Guide for AM752x/DRA829/TDA4VM Devices
    3. 9.3 Peripheral- and Interface-Specific Design Information
      1. 9.3.1 LPDDR4 Board Design and Layout Guidelines
      2. 9.3.2 OSPI and QSPI Board Design and Layout Guidelines
        1. 9.3.2.1 No Loopback and Internal Pad Loopback
        2. 9.3.2.2 External Board Loopback
        3. 9.3.2.3 DQS (only available in Octal Flash devices)
      3. 9.3.3 SERDES REFCLK Design Guidelines
      4. 9.3.4 USB VBUS Design Guidelines
      5. 9.3.5 System Power Supply Monitor Design Guidelines
      6. 9.3.6 High Speed Differential Signal Routing Guidance
      7. 9.3.7 External Capacitors
      8. 9.3.8 Thermal Solution Guidance
  10. 10Device and Documentation Support
    1. 10.1 Device Nomenclature
      1. 10.1.1 Standard Package Symbolization
      2. 10.1.2 Device Naming Convention
    2. 10.2 Tools and Software
    3. 10.3 Documentation Support
    4. 10.4 Support Resources
    5. 10.5 Trademarks
    6. 10.6 Glossary
  11. 11Mechanical, Packaging, and Orderable Information
    1. 11.1 Packaging Information

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ(パッケージ|ピン)
  • ALF|827
サーマルパッド・メカニカル・データ
発注情報

Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)
SUPPLY NAME(2)DESCRIPTIONMIN(1)NOMMAX(1)UNIT
VDD_COREBoot/Active voltage for MAIN domain core supply 0.760.80.84V
VDD_MCU Boot/Active voltage for MCUSS core supply 0.76 0.8 0.89 V
VDD_CPU Boot voltage for CPU core supply, applied at cold power up event 0.76 0.8 0.84 V
Active voltage for CPU core supply, after AVS mode enabled in software AVS(5)-5% AVS(5) AVS(5)+5% V
VDD_CPU AVS Range Efuse valid voltage range for VDD_CPU voltage 0.6 0.9 V
VDDA_0P8_DLL_MMC0MMC PLL analog supply0.760.80.84V
VDDAR_COREMain domain RAM supply0.810.850.89V
VDDAR_MCUMCUSS RAM supply0.810.850.89V
VDDAR_CPUCPU RAM supply0.810.850.89V
VDDA_0P8_DPDisplayport SERDES clock supply0.760.80.84V
VDDA_0P8_DP_CDisplayport SERDES clock supply0.760.80.84V
VDDA_0P8_DSITXDSITX clock supply0.760.80.84V
VDDA_0P8_DSITX_CDSITX clock supply0.760.80.84V
VDDA_0P8_CSIRXCSIRX analog supply low0.760.80.84V
VDDA_0P8_SERDES0_1SERDES0-1 analog supply low0.760.80.84V
VDDA_0P8_SERDES2_3SERDES2-3 analog supply low0.760.80.84V
VDDA_0P8_SERDES_C0_1SERDES0-1 clock supply0.760.80.84V
VDDA_0P8_SERDES_C2_3SERDES2-3 clock supply0.760.80.84V
VDDA_0P8_USBUSB0-1 0.8v analog supply0.760.80.84V
VDDA_0P8_UFSUFS analog supply low0.760.80.84V
VDDA_1P8_USBUSB0-1 1.8v analog supply1.711.81.89V
VDDA_1P8_UFSUFS analog supply high1.711.81.89V
VDDA_1P8_DPDisplayport SERDES analog supply high1.711.81.89V
VDDA_1P8_DSITXDSITX analog supply high1.711.81.89V
VDDA_1P8_CSIRXCSIRX analog supply high1.711.81.89V
VDDA_1P8_SERDES0_1SERDES0-1 analog supply high1.711.81.89V
VDDA_1P8_SERDES2_3 SERDES2-3 analog supply high 1.71 1.8 1.89 V
VDDA_3P3_USBUSB0-1 3.3v analog supply3.143.33.46V
VDDA_MCU_PLLGRP0Analog supply for MCU PLL Group 01.711.81.89V
VDDA_PLLGRP0Analog supply for Main PLL Group 01.711.81.89V
VDDA_PLLGRP1Analog supply for MAIN PLL Group 11.711.81.89V
VDDA_PLLGRP2Analog supply for MAIN PLL Group 21.711.81.89V
VDDA_PLLGRP3Analog supply for MAIN PLL Group 31.711.81.89V
VDDA_PLLGRP4Analog supply for MAIN PLL Group 41.711.81.89V
VDDA_PLLGRP5Analog supply for MAIN PLL Group 5 (DDR)1.711.81.89V
VDDA_PLLGRP6Analog supply for MAIN PLL Group 61.711.81.89V
VDDA_0P8_PLL_MLBMLB PLL analog supply0.760.80.84V
VDDA_WKUPOscillator supply for wkup domain1.711.81.89V
VDDA_ADC0ADC analog supply1.711.81.89V
VDDA_ADC1ADC analog supply1.711.81.89V
VDDA_0P8_PLL_DDRDDR PLL analog supply0.760.80.84V
VDDA_MCU_TEMPAnalog supply for temperature sensor 0 in MCU domain1.711.81.89V
VDDA_POR_WKUPWKUP domain analog supply1.711.81.89V
VDDA_1P8_MLBMLB IO supply (6-pin interface)1.711.81.89V
VDDA_TEMP0_1Analog supply for temperature sensor 0 and 11.711.81.89V
VDDA_TEMP2_3Analog supply for temperature sensor 2 and 31.711.81.89V
VDDS_DDR(3)DDR inteface power supply1.051.11.15V
VDDS_DDR_BIASBias supply for LPDDR4x1.051.11.15V
VDDS_DDR_CIO power for DDR Memory Clock Bit (MCB) macro1.051.11.15V
VDDS_MMC0MMC0 IO supply1.711.81.89V
VDDS_OSC1HFOSC1 supply1.711.81.89V
VDDSHV0IO supply for main domain general1.8-V operation1.711.81.89V
3.3-V operation3.143.33.46V
VDDSHV0_MCUIO supply MCUSS general IO group, and MCU and Main domain warm reset pins1.8-V operation1.711.81.89V
3.3-V operation3.143.33.46V
VDDSHV1IO supply for main domain IO group 11.8-V operation1.711.81.89V
3.3-V operation3.143.33.46V
VDDSHV1_MCUIO supply for MCUSS IO group 11.8-V operation1.711.81.89V
3.3-V operation3.143.33.46V
VDDSHV2IO supply for main domain IO group 21.8-V operation1.711.81.89V
3.3-V operation3.143.33.46V
VDDSHV2_MCUIO supply for MCUSS IO group 21.8-V operation1.711.81.89V
3.3-V operation3.143.33.46V
VDDSHV3IO supply for main domain IO group 31.8-V operation1.711.81.89V
3.3-V operation3.143.33.46V
VDDSHV4IO supply for main domain IO group 41.8-V operation1.711.81.89V
3.3-V operation3.143.33.46V
VDDSHV5IO supply for main domain IO group 51.8-V operation1.711.81.89V
3.3-V operation3.143.33.46V
VDDSHV6IO supply for main domain IO group 61.8-V operation1.711.81.89V
3.3-V operation3.143.33.46V
USB0_VBUSVoltage range for USB VBUS comparator input0See (6) 3.46V
USB1_VBUSVoltage range for USB VBUS comparator input0See (6) 3.46V
USB0_IDVoltage range for the USB ID inputSee (4)V
USB1_IDVoltage range for the USB ID inputSee (4)V
VSSGround0V
TJ Operating junction temperature range Automotive -40 125 °C
Extended -40 105 °C
Commercial 0 90 °C
The voltage at the device ball must never be below the MIN voltage or above the MAX voltage for any amount of time. This requirement includes dynamic voltage events such as AC ripple, voltage transients, voltage dips, and so forth.
Refer to Power-On-Hour (POH) Limits for limitations.
VDDS_DDR is required to still be powered with LPDDR4 voltage ranges, even If DDR interface is unused.
This terminal is connected to analog circuits in the respective USB PHY. The circuit sources a known current while measuring the voltage to determine if the terminal is connected to VSS with a resistance less than 10 Ω or greater than 100 kΩ. The terminal should be connected to ground for USB host operation or open-circuit for USB peripheral operation, and should never be connected to any external voltage source.
The AVS Voltages are device-dependent, voltage domain-dependent, and OPP-dependent. They must be read from the VTM_DEVINFO_VDn. For information about VTM_DEVINFO_VDn Registers address, please refer to Voltage and Thermal Manager section in the device TRM. The power supply should be adjustable over the ranges shown in the VDD_CPU AVS Range entry.
An external resistor divider is required to limit the voltage applied to this device pin. For more information, see Section 9.3.4, USB VBUS Design Guidelines.