

UCC28950/UCC28951 600-W, Phase-Shifted, Full-Bridge Application Note



Michael O'Loughlin

ABSTRACT

In high-power server applications to meet high-efficiency goals of greater than 92% some power-supply designers have found it easier to use a phase-shifted full-bridge (PSFB) converter (Figure 2-1). This is because the PSFB converter can obtain zero-voltage switching on the primary side of the converter reducing switching losses and increasing overall system efficiency. The purpose of this application note is to review the design of a 600-W, phase-shifted, full-bridge converter, using the UCC28950 or the newer UCC28951 PSFB controller. The design specifications for this design are presented in Table 1-1. Hopefully this information will aid other power supply designers in their efforts to design an efficient phase-shifted, full-bridge converter. Also note there is an [Excel Design Tool](#) that goes along with this application note as well to aid in the design process.

Table of Contents

1 Design Specifications.....	2
2 Functional Schematic.....	2
3 Power Budget.....	3
4 Transformer Calculations (T1).....	3
5 QA, QB, QC, QD FET Selection.....	6
6 Selecting L_S	7
7 Output Inductor Selection (L_{OUT}).....	7
8 Output Capacitance (C_{OUT}).....	8
9 Select FETs QE and QF.....	9
10 Input Capacitance (C_{IN}).....	11
11 Setting Up the Current Sense (CS) Network (C_T , R_S , R_{RE} , D_A).....	12
12 Voltage Loop and Slope Compensation.....	13
13 Setting Turn-on Delays to Achieve Zero Voltage Switching (ZVS).....	16
14 Turning SR FETs-off Under Light Load Conditions.....	21
15 600 W FSFB Detailed Schematic and Test Data.....	21
16 References.....	25
17 Revision History.....	25

List of Figures

Figure 2-1. UCC28950/UCC28951 Phase-Shifted, Full-Bridge Functional Schematic.....	2
Figure 4-1. T1 Primary and QE and QF FET Currents.....	4
Figure 9-1. V_g vs. Q_g for QE and QF FETs.....	10
Figure 12-1. Loop Gain and Loop Phase.....	15
Figure 13-1. t_{ABSET} to Achieve Valley Switching at Light Loads.....	18
Figure 13-2. t_{CDSET} to Achieve Valley Switching at Light Loads.....	19
Figure 15-1. Daughter Board Schematic.....	21
Figure 15-2. Power Stage Schematic.....	22
Figure 15-3. 600-W Phase Shifted Full Bridge Efficiency.....	23
Figure 15-4. Q_{4g} Q_{4d} , $V_{IN} = 390$ V, $I_{OUT} = 5$ A.....	23
Figure 15-5. Q_{3g} Q_{3d} , $V_{IN} = 390$ V, $I_{OUT} = 5$ A.....	23
Figure 15-6. Q_{4g} Q_{4d} , $V_{IN} = 390$ V, $I_{OUT} = 10$ A.....	24
Figure 15-7. Q_{3g} Q_{3d} , $V_{IN} = 390$ V, $I_{OUT} = 10$ A.....	24
Figure 15-8. Q_{4g} Q_{4d} , $V_{IN} = 390$ V, $I_{OUT} = 25$ A.....	24
Figure 15-9. Q_{3g} Q_{3d} , $V_{IN} = 390$ V, $I_{OUT} = 25$ A.....	24

3 Power Budget

To reach the efficiency goal in this PSFB design, careful consideration needs to be taken in selecting electrical components. The devices need to be selected based voltage rating, current rating and power dissipation. The initial step in this design process is to set a power budget (P_{BUDGET}) which the total losses of the electrical components selected for the design cannot exceed.

$$P_{\text{BUDGET}} = P_{\text{OUT}} \times \left(\frac{1-\eta}{\eta} \right) \approx 45.2 \text{ W} \quad (1)$$

4 Transformer Calculations (T1)

The PSFB uses a transformer to deliver energy from the primary to the secondary. The voltage is stepped up or down through the transformers turns ratio ($a1$).

$$a1 = \frac{N_P}{N_S} = \frac{V_{\text{IN}}}{V_{\text{OUT}}} \quad (2)$$

Estimated FET voltage drop (V_{RDSON}):

$$V_{\text{RDSON}} = 0.3 \text{ V} \quad (3)$$

Select transformer turns based on 70% duty cycle (D_{MAX}) at minimum specified input voltage. This will give some room for dropout if a PFC front end is used.

$$D_{\text{MAX}} = 70 \% \quad (4)$$

$$a1 = \frac{(V_{\text{INMIN}} - 2 \times V_{\text{RDSON}}) \times D_{\text{MAX}}}{V_{\text{OUT}} + V_{\text{RDSON}}} \approx 21 \quad (5)$$

Calculated typical duty cycle (D_{TYP}) based on average input voltage.

$$D_{\text{TYP}} = \frac{(V_{\text{OUT}} + V_{\text{RDSON}}) \times a1}{(V_{\text{IN}} - 2 \times V_{\text{RDSON}})} \approx 0.66 \quad (6)$$

To keep the RMS current in the output capacitance to a minimum L_{OUT} will be selected so the inductor ripple current (ΔI_{LOUT}) will be 20% of the DC output current. ΔI_{LOUT} is needed to calculate transformer peak and RMS currents

$$\Delta I_{\text{LOUT}} = \frac{P_{\text{OUT}} \times 0.2}{V_{\text{OUT}}} = 10 \text{ A} \quad (7)$$

Care needs to be taken in selecting a transformer with the correct amount of magnetizing inductance (L_{MAG}). The following equations calculate the minimum magnetizing inductance of the primary of the transformer (T1) to ensure the converter operates in peak-current mode control. If L_{MAG} is too small the magnetizing current could cause the converter to operate in voltage mode control instead of peak-current mode control. This is because the magnetizing current is too large, it will act as a PWM ramp swamping out the current sense signal across R_S .

$$L_{\text{MAG}} \geq \frac{V_{\text{IN}} \times (1 - D_{\text{TYP}})}{\frac{\Delta I_{\text{LOUT}} \times 0.5}{a1} \times f_s} \approx 2.76 \text{ mH} \quad (8)$$

Figure 4-1 shows T1 primary current (I_{PRIMARY}) and synchronous rectifiers currents, (QE (I_{QE}) and QF (I_{QF})), with respect to the synchronous rectifier gate drive currents. Note that I_{QE} and I_{QF} are also T1's secondary winding currents as well. Variable D is the converters duty cycle.




Figure 4-1. T1 Primary and QE and QF FET Currents

Calculate T1 secondary RMS current (I_{SRMS}):

$$I_{PS} = \frac{P_{OUT}}{V_{OUT}} + \frac{\Delta I_{LOUT}}{2} \approx 55 \text{ A} \quad (9)$$

$$I_{MS} = \frac{P_{OUT}}{V_{OUT}} - \frac{\Delta I_{LOUT}}{2} \approx 45 \text{ A} \quad (10)$$

$$I_{MS2} = I_{PS} - \frac{\Delta I_{LOUT}}{4} \approx 50 \text{ A} \quad (11)$$

Secondary RMS current (I_{SRMS1}) when energy is being delivered to the secondary:

$$I_{SRMS1} = \sqrt{\left(\frac{D_{MAX}}{2}\right) \left[I_{PS} \times I_{MS} + \frac{(I_{PS} - I_{MS})^2}{3} \right]} \approx 29.6 \text{ A} \quad (12)$$

Secondary RMS current (I_{SRMS2}) when current is circulating through the transformer when QE and QF are both on.

$$I_{SRMS2} = \sqrt{\left(\frac{1 - D_{MAX}}{2}\right) \left[I_{PS} \times I_{MS2} + \frac{(I_{PS} - I_{MS2})^2}{3} \right]} \approx 20.3 \text{ A} \quad (13)$$

Secondary RMS current (I_{SRMS3}) caused by the negative current in the opposing winding during freewheeling period, please refer to [Figure 4-1](#).

$$I_{SRMS3} = \frac{\Delta I_{LOUT}}{2} \sqrt{\left(\frac{1 - D_{MAX}}{2 \times 3}\right)} \approx 1.1 \text{ A} \quad (14)$$

Total secondary RMS current (I_{SRMS}):

$$I_{SRMS} = \sqrt{I_{SRMS1}^2 + I_{SRMS2}^2 + I_{SRMS3}^2} \approx 36.0 \text{ A} \quad (15)$$

Calculate T1 Primary RMS Current (I_{PRMS}):

$$\Delta I_{LMAG} = \frac{V_{INMIN} \times D_{MAX}}{L_{MAG} \times f_S} \approx 0.47 \text{ A} \quad (16)$$

$$I_{PP} = \left(\frac{P_{OUT}}{V_{OUT} \times \eta} + \frac{\Delta I_{LOUT}}{2} \right) \frac{1}{a1} + \Delta I_{LMAG} \approx 3.3 \text{ A} \quad (17)$$

$$I_{MP} = \left(\frac{P_{OUT}}{V_{OUT} \times \eta} - \frac{\Delta I_{LOUT}}{2} \right) \frac{1}{a1} + \Delta I_{LMAG} \approx 2.8 \text{ A} \quad (18)$$

T1 Primary RMS (I_{PRMS1}) current when energy is being delivered to the secondary.

$$I_{PRMS1} = \sqrt{D_{MAX} \left[I_{PP} \times I_{MP} + \frac{(I_{PP} - I_{MP})^2}{3} \right]} \approx 2.5 \text{ A} \quad (19)$$

T1 Primary RMS (I_{PRMS2}) current when the converter is free wheeling.

$$I_{MP2} = I_{PP} - \left(\frac{\Delta I_{LOUT}}{2} \right) \frac{1}{a1} \approx 3.0 \text{ A} \quad (20)$$

$$I_{PRMS2} = \sqrt{(1 - D_{MAX}) \left[I_{PP} \times I_{MP2} + \frac{(I_{PP} - I_{MP2})^2}{3} \right]} \approx 1.7 \text{ A} \quad (21)$$

Total T1 primary RMS current (I_{PRMS})

$$I_{PRMS} = \sqrt{I_{PRMS1}^2 + I_{PRMS2}^2} \approx 3.1 \text{ A} \quad (22)$$

The transformer calculations were given to Vitec a magnetic manufacturer to design a custom transformer to meet our design requirements. The transformer they designed for this application is part number 75PR8107 and the transformer has the following specifications.

$$a1 = 21 \quad (23)$$

$$L_{MAG} = 2.8 \text{ mH} \quad (24)$$

Measured leakage inductance on the Primary:

$$L_{LK} = 4 \text{ uH} \quad (25)$$

Transformer Primary DC resistance:

$$DCR_P = 0.215 \ \Omega \quad (26)$$

Transformer Secondary DC resistance:

$$DCR_S = 0.58 \ \Omega \quad (27)$$

Estimated transform losses (P_{T1}) are twice the copper loss.

Note

This is just an estimate and the total losses can vary based on magnetic design.

$$P_{T1} \approx 2 \times (I_{PRMS}^2 \times DCR_P + 2 \times I_{SRMS}^2 \times DCR_S) \approx 7.0 \text{ W} \quad (28)$$

Calculate remaining power budget:

$$P_{BUDGET} = P_{BUDGET} - P_{T1} \approx 38.1 \text{ W} \quad (29)$$

5 QA, QB, QC, QD FET Selection

The FETs to drive the HBridge (QA..QD) need to be selected based on maximum drain to source voltage (V_{dsQA_max}) and peak drain to source current (I_{dsQA_max}).

$$V_{dsQA_max} \geq V_{INMAX} = 410 \text{ V} \quad (30)$$

$$I_{dsQA_max} \geq I_{PP} = 3.3 \text{ A} \quad (31)$$

The FETs then need to be selected based on efficiency goals and FET power dissipation (P_{QA}) and is a trial and error process. Equations 32 through 38 are used to estimate P_{QA} based on FET data sheet parameters. To meet our efficiency goals, we selected a 20 A, 650 V, CoolMOS FETs from Infineon that had an estimated P_{QA} of 2.1 W and would enable us to hit our efficiency goals.

In this design, to meet efficiency and voltage requirements 20 A, 650 V, CoolMOS FETs from Infineon were chosen for QA..QD.

FET drain to source on resistance:

$$R_{ds(on)QA} = 0.220 \ \Omega \quad (32)$$

FET Specified C_{OSS} :

$$C_{OSS_QA_SPEC} = 780 \text{ pF} \quad (33)$$

Voltage across drain-to-source (V_{dsQA}) where C_{OSS} was measured, data sheet parameter:

$$V_{dsQA} = 25 \text{ V} \quad (34)$$

Calculate average C_{OSS} [2]:

$$C_{OSS_QA_AVG} = C_{OSS_QA_SPEC} \sqrt{\frac{V_{dsQA}}{V_{INMAX}}} \approx 193 \text{ pF} \quad (35)$$

QA FET gate charge:

$$QA_g = 15 \text{ nC} \quad (36)$$

Voltage applied to FET gate to activate FET:

$$V_g = 12 \text{ V} \quad (37)$$

Calculate QA losses (P_{QA}) based on $R_{ds(on)QA}$ and gate charge (QA_g):

$$P_{QA} = I_{PRMS}^2 \times R_{ds(on)QA} + 2 \times QA_g \times V_g \times \frac{f_s}{2} \approx 2.1 \text{ W} \quad (38)$$

Recalculate power budget:

$$P_{BUDGET} = P_{BUDGET} - 4 \times P_{QA} \approx 29.7 \text{ W} \quad (39)$$

6 Selecting L_S

Calculating the shim inductor (L_S) is based on the amount of energy required to achieve zero voltage switching. This inductor needs to be able to deplete the energy from the parasitic capacitance at the switch node. The following equation selects L_S to achieve Zero Voltage Switching (ZVS) at 100% load down to 50% load based on the primary FET's average total C_{OSS} at the switch node.

Note

There might be more parasitic capacitance than was estimated at the switch node and L_S might have to be adjusted based on the actual parasitic capacitance in the final design.

$$L_S \geq \left(2 \times C_{OSS_QA_AVG} \right) \frac{V_{INMAX}^2}{\left(\frac{I_{PP}}{2} - \frac{\Delta I_{L_OUT}}{2 \times a1} \right)^2} - L_{LK} \approx 26 \text{ uH} \quad (40)$$

For this design Vitec Electronics Corporation designed a customer L_S , part number 60PR964. 60PR964 had a DC resistance (DCR_{L_S}) of 27 m Ω .

$$DCR_{L_S} = 27 \text{ m}\Omega \quad (41)$$

Estimate L_S power loss (P_{L_S}) and readjust remaining power budget:

$$P_{L_S} = 2 \times I_{PRMS}^2 \times DCR_{L_S} \approx 0.5 \text{ W} \quad (42)$$

$$P_{BUDGET} = P_{BUDGET} - P_{L_S} \approx 29.2 \text{ W} \quad (43)$$

7 Output Inductor Selection (L_{OUT})

To keep the RMS current in the output capacitance to a minimum L_{OUT} will be designed for and inductor ripple current (ΔI_{L_OUT}) will be 20% of the DC output current.

$$\Delta I_{L_OUT} = \frac{P_{OUT} \times 0.2}{V_{OUT}} = \frac{600\text{W} \times 0.2}{12\text{V}} \approx 10 \text{ A} \quad (44)$$

$$L_{OUT} = \frac{V_{OUT} \times (1 - D_{TYP})}{\Delta I_{L_OUT} \times f_s} \approx 2 \text{ uH} \quad (45)$$

Calculate output inductor RMS current ($I_{L_OUT_RMS}$):

$$I_{\text{LOUT_RMS}} = \sqrt{(I_{\text{OUT}})^2 + \left(\frac{\Delta I_{\text{LOUT}}}{\sqrt{3}}\right)^2} = 50.3 \text{ A} \quad (46)$$

The L_{OUT} inductor requirements to meet these design specifications was given to Vitec Electronics Corp and they design a custom inductor for this design that met are design requirements, part number 75PR108. The 75PR108 had a DC resistance (DCR_{LOUT}) of 750 μΩ

$$\text{DCR}_{\text{LOUT}} = 750 \text{ } \mu\Omega \quad (47)$$

Estimate output inductor losses (P_{LOUT}) and recalculate power budget. Note P_{LOUT} is an estimate of the inductor losses and was estimated to twice the copper loss. Note this may vary based on magnetic manufactures. It is advisable to double check the magnetic loss with the magnetic manufacture.

$$P_{\text{LOUT}} = 2 \times I_{\text{LOUT_RMS}}^2 \times \text{DCR}_{\text{LOUT}} \approx 3.8 \text{ W} \quad (48)$$

$$P_{\text{BUDGET}} = P_{\text{BUDGET}} - P_{\text{LOUT}} \approx 25.4 \text{ W} \quad (49)$$

8 Output Capacitance (C_{OUT})

The output capacitor is being selected based on holdup time (t_{HU}) and load transient requirements.

t_{HU} is the time it takes L_{OUT} to change 90% of its full load current:

$$t_{\text{HU}} = \frac{L_{\text{OUT}} \times P_{\text{OUT}} \times 0.9}{\frac{V_{\text{OUT}}}{V_{\text{OUT}}}} = 7.5 \text{ } \mu\text{s} \quad (50)$$

During load transients most of the current will immediately go through the capacitors equivalent series resistance (ESR_{COUT}). The following equations are used to select ESR_{COUT} and C_{OUT} based on a 90% load step in current. The ESR is selected for 90% of the allowable transient voltage (V_{TRAN}), while the output capacitance (C_{OUT}) is selected for 10% of V_{TRAN}.

$$\text{ESR}_{\text{COUT}} \leq \frac{V_{\text{TRAN}} \times 0.9}{\frac{P_{\text{OUT}} \times 0.9}{V_{\text{OUT}}}} = 12 \text{ m}\Omega \quad (51)$$

$$C_{\text{OUT}} \geq \frac{P_{\text{OUT}} \times 0.9 \times t_{\text{HU}}}{\frac{V_{\text{OUT}}}{V_{\text{TRAN}} \times 0.1}} \approx 5.6 \text{ mF} \quad (52)$$

Before selecting the output capacitance it is also required to calculate the output capacitor RMS current (I_{COUT_RMS}).

$$I_{\text{COUT_RMS}} = \frac{\Delta I_{\text{LOUT}}}{\sqrt{3}} \approx 5.8 \text{ A} \quad (53)$$

To meet our design requirements five 1500-μF, aluminum electrolytic capacitors were chosen for the design from United Chemi-Con, part number EKY-160ELL152MJ30S. These capacitors had an ESR of 31 mΩ. The five capacitors when used in series will have an equivalent ESR of 6.2 mΩ which meets are design requirements.

Number of output capacitors:

$$n = 5 \quad (54)$$

Total output capacitance:

$$C_{\text{OUT}} = 1500 \mu\text{F} \times n \approx 7500 \text{ } \mu\text{F} \quad (55)$$

Effective output capacitance ESR:

$$ESR_{\text{COUT}} = \frac{31\text{m}\Omega}{n} = 6.2\text{ m}\Omega \quad (56)$$

Calculate output capacitor loss (P_{COUT}):

$$P_{\text{COUT}} = I_{\text{COUT_RMS}}^2 \times ESR_{\text{COUT}} \approx 0.21\text{ W} \quad (57)$$

Recalculate remaining Power Budget:

$$P_{\text{BUDGET}} = P_{\text{BUDGET}} - P_{\text{COUT}} \approx 25.2\text{ W} \quad (58)$$

9 Select FETs QE and QF

The synchronous FETs are chosen based on current and voltage ratings; as well as, power dissipation to meet the designs efficiency goals. This can be a trial and error process. We selected an evaluated a 75-V, 120-A FETs, from Fairchild, part number FDP032N08 to see if they could be used for synchronous FETs QE and QF to hit our efficiency goals. After estimating the total FET losses and power budget it was determined that these FETs could be used in this design.

$$QE_g = 152\text{nC} \quad (59)$$

$$R_{\text{ds(on)QE}} = 3.2\text{ m}\Omega \quad (60)$$

Calculate average FET C_{OSS} ($C_{\text{OSS_QE_AVG}}$) based on the data sheet parameters for C_{OSS} ($C_{\text{OSS_SPEC}}$), and drain to source voltage where $C_{\text{OSS_SPEC}}$ was measured ($V_{\text{ds_spec}}$), and the maximum drain to source voltage in the design (V_{dsQE}) that will be applied to the FET in the application.

Voltage across FET QE and QF when they are off:

$$V_{\text{dsQE}} = \frac{2 \times V_{\text{INMAX}}}{a1} \approx 39\text{V} \quad (61)$$

Voltage where FET C_{OSS} is specified and tested in the FET data sheet:

$$V_{\text{ds_spec}} = 25\text{ V} \quad (62)$$

Specified output capacitance from FET data sheet:

$$C_{\text{OSS_SPEC}} = 1810\text{ pF} \quad (63)$$

Average QE and QF C_{OSS} [2]:

$$C_{\text{OSS_QE_AVG}} = C_{\text{OSS_SPEC}} \sqrt{\frac{V_{\text{dsQE}}}{V_{\text{ds_spec}}}} \approx 1.6\text{ nF} \quad (64)$$

QE and QF RMS current:

$$I_{\text{QE_RMS}} = I_{\text{SRMS}} = 36.0\text{ A} \quad (65)$$

To estimate FET switching loss the V_g vs. Q_g curve from the FET data sheet needs to be studied. First the gate charge at the beginning of the miller plateau needs to be determined ($QE_{\text{MILLER_MIN}}$) and the gate charge at the end of the miller plateau ($QE_{\text{MILLER_MAX}}$) for the given V_{DS} .




Figure 9-1. V_g vs. Q_g for QE and QF FETs

Maximum gate charge at the end of the miller plateau:

$$Q_{EMILLER_MAX} \approx 100 \text{ nC} \tag{66}$$

Minimum gate charge at the beginning of the miller plateau:

$$Q_{EMILLER_MIN} \approx 52 \text{ nC} \tag{67}$$

Note

The FETs in this design were driven with [UCC27324](#) setup to drive 4-A (I_p) of gate drive current.

$$I_p \approx 4A \tag{68}$$

Estimated FET V_{ds} rise and fall time:

$$t_r \approx t_f = \frac{100\text{nC} - 52\text{nC}}{\frac{I_p}{2}} = \frac{48\text{nC}}{\frac{4A}{2}} \approx 24 \text{ ns} \tag{69}$$

Estimate QE and QF FET Losses (P_{QE}):

$$P_{QE} = I_{QE_RMS}^2 \times R_{ds(on)QE} + \frac{P_{OUT}}{V_{OUT}} \times V_{dsQE} (t_r + t_f) \frac{f_s}{2} + 2 \times C_{OSS_QE_AVG} \times V_{dsQE}^2 \frac{f_s}{2} + 2 \times Q_{gQE} \times V_{gQE} \frac{f_s}{2} \tag{70}$$

$$P_{QE} \approx 9.3 \text{ W} \tag{71}$$

Recalculate the power budget and check remaining power budget to hit efficiency goal.

$$P_{BUDGET} = P_{BUDGET} - 2 \times P_{QE} \approx 6.5 \text{ W} \tag{72}$$

10 Input Capacitance (C_{IN})

This design was being fed by a PFC pre-regulator and the input capacitor (C_{IN}) will need to be selected based on holdup requirements; as well as, ripple current and voltage requirements.

Note

The delay time needed to achieve ZVS can act as a duty cycle clamp (D_{CLAMP}).

Calculate tank frequency:

$$f_R = \frac{1}{2\pi\sqrt{L_S \times (2 \times C_{OSS_QA_AVG})}} \quad (73)$$

Estimated delay time:

$$t_{DELAY} = \frac{2}{f_R \times 4} \approx 314\text{ns} \quad (74)$$

Effective duty cycle clamp (D_{CLAMP}):

$$D_{CLAMP} = \left(\frac{1}{f_s} - t_{DELAY}\right) \times f_s = 94\% \quad (75)$$

V_{DROP} is the minimum input voltage where the converter can still maintain output regulation. The converter's input voltage would only drop down this low during a brownout or line-drop condition if this converter was following a PFC pre-regulator.

$$V_{DROP} = \left(\frac{2 \times D_{CLAMP} \times V_{RDSON} + a1 \times (V_{OUT} + V_{RDSON})}{D_{CLAMP}}\right) = 276.2\text{ V} \quad (76)$$

C_{IN} was calculated based on one line cycle of holdup:

$$C_{IN} \geq \frac{2 \times P_{OUT} \times \frac{1}{60\text{Hz}}}{(V_{IN}^2 - V_{DROP}^2)} \approx 364\text{ uF} \quad (77)$$

Calculate high frequency input capacitor RMS current (I_{CINRMS}).

$$I_{CINRMS} = \sqrt{I_{PRMS1}^2 - \left(\frac{P_{OUT}}{V_{INMIN} \times a1}\right)^2} = 1.8\text{ A} \quad (78)$$

To meet the input capacitance and RMS current requirements for this design we chose a 330- μF capacitor from Panasonic part number EETHC2W331EA.

$$C_{IN} = 330\text{ uF} \quad (79)$$

This capacitor had a high frequency (ESR_{CIN}) of 150 m Ω this was measured with an impedance analyzer at both 120 and 200 kHz.

$$ESR_{CIN} = 0.150\ \Omega \quad (80)$$

Estimate C_{IN} power dissipation (P_{CIN}):

$$P_{CIN} = I_{CINRMS}^2 \times ESR_{CIN} = 0.5\text{ W} \quad (81)$$

Recalculate remaining power budget:

$$P_{\text{BUDGET}} = P_{\text{BUDGET}} - P_{\text{CIN}} \approx 6.0 \text{ W} \quad (82)$$

There is roughly 6.0 W left in the power budget left for the current sensing network, and biasing the control device and all resistors supporting the control device.

11 Setting Up the Current Sense (CS) Network (CT, R_S, R_{RE}, D_A)

The current sense transformer (CT) chosen for this design had a turn's ratio (a₂) of 100:1. This transformer was selected to attenuate the T1's primary current for current sensing to reduce power dissipation in the current sense resistor (R_S) improving system efficiency.

$$a_2 = \frac{I_P}{I_S} = 100 \quad (83)$$

Calculate nominal peak current (I_{P1}) at V_{INMIN}:

Peak primary current:

$$I_{P1} = \left(\frac{P_{\text{OUT}}}{V_{\text{OUT}} \times \eta} + \frac{\Delta I_{\text{LOUT}}}{2} \right) \frac{1}{a_1} + \frac{V_{\text{INMAX}} \times D_{\text{MAX}}}{L_{\text{MAG}} \times 2 \times f_s} \approx 3.3 \text{ A} \quad (84)$$

The voltage where peak current limit will trip.

$$V_P = 2V \quad (85)$$

Calculate current sense resistor (R_S) and leave 200 mV for slope compensation:

$$R_S = \frac{V_P - 0.2V}{\frac{I_{\text{PEAK}}}{a_2} \times 1.1} \approx 49.9 \Omega \quad (86)$$

Select a standard resistor for R_S:

$$R_S = 48.7 \Omega \quad (87)$$

Estimate power loss (P_{RS}) for R_S:

$$P_{RS} = \left(\frac{I_{\text{PRMS1}}}{a_2} \right)^2 \times R_S \approx 0.03 \text{ W} \quad (88)$$

Calculate maximum reverse voltage (V_{DA}) on D_A:

$$V_{DA} = V_P \times \frac{D_{\text{CLAMP}}}{1 - D_{\text{CLAMP}}} \approx 29.8 \text{ V} \quad (89)$$

Estimate D_A power loss (P_{DA}):

$$P_{DA} = \frac{P_{\text{OUT}} \times 0.6V}{V_{\text{INMIN}} \times \eta \times a_2} \approx 0.01 \text{ W} \quad (90)$$

Calculate R_S reset resistor R_{RE}:

Resistor R_{RE} is used to reset the current sense transformer CT.

$$R_{RE} = 100 \times R_S = 4.87 \text{ k}\Omega \quad (91)$$

Resistor R_{LF} and capacitor C_{LF} form a low pass filter for the current sense signal (Pin 15). For this design we chose the following values. This filter has a low frequency pole (f_{LP}) at 482 kHz. This should work for most applications but maybe adjusted to suit individual layouts and EMI present in the design.

$$R_{LF} = 1 \text{ k}\Omega \quad (92)$$

$$C_{LF} = 330 \text{ pF} \quad (93)$$

$$f_{LFP} = \frac{1}{2\pi f \times R_{LF} \times C_{LF}} = 482 \text{ kHz} \quad (94)$$

The current sense network dissipated roughly 0.04 W and had very little effect on the power budget.

$$P_{\text{BUDGET}} \approx P_{\text{BUDGET}} - P_{\text{RS}} - P_{\text{DA}} \approx 5.96 \text{ W} \quad (95)$$

12 Voltage Loop and Slope Compensation

The UCC28950/1 VREF output (Pin 1) needs a high frequency bypass capacitor to filter out high frequency noise. This pin needs at least 1 μF of high frequency bypass capacitance (C_{BP1}). Please refer to figure 1 for proper placement.

$$C_{BP1} = 1 \text{ }\mu\text{F} \quad (96)$$

The voltage amplifier reference voltage (Pin 2, EA +) can be set with a voltage divider (R_A , R_B), for this design example we are going to set the error amplifier reference voltage (V_1) to 2.5 V. Select a standard resistor value for R_B and then calculate resistor value R_A .

[UCC28950/1/1](#) reference voltage:

$$V_{\text{REF}} = 5 \text{ V} \quad (97)$$

Set voltage amplifier reference voltage:

$$V_1 = 2.5 \text{ V} \quad (98)$$

$$R_B = 2.37 \text{ k}\Omega \quad (99)$$

$$R_A = \frac{R_B \times (V_{\text{REF}} - V_1)}{V_1} = 2.37 \text{ k}\Omega \quad (100)$$

Voltage divider formed by resistor R_C and R_I are chosen to set the DC output voltage (V_{OUT}) at Pin 3 (EA-).

Select a standard resistor for R_C :

$$R_C = 2.37 \text{ k}\Omega \quad (101)$$

Calculate R_I :

$$R_I = \frac{R_C \times (V_{\text{OUT}} - V_1)}{V_1} \approx 9 \text{ k}\Omega \quad (102)$$

Then choose a standard resistor for R_I :

$$R_I = 9.09 \text{ k}\Omega \quad (103)$$

Compensating the feedback loop can be accomplished by properly selecting the feedback components (R_F , C_Z and C_P). These components are placed as close to pin 3 and 4 as possible of the [UCC28950/1](#).

Calculate load impedance at 10% load (R_{LOAD}):

$$R_{\text{LOAD}} = \frac{V_{\text{OUT}}^2}{P_{\text{OUT}} \times 0.1} = 2.4 \text{ }\Omega \quad (104)$$

Approximation of control to output transfer function ($G_{\text{CO}}(f)$) as a function of frequency:

$$G_{CO}(f) \approx \frac{\Delta V_{OUT}}{\Delta V_C} = a1 \times a2 \times \frac{R_{LOAD}}{R_S} \times \left(\frac{1 + 2\pi j \times f \times ESR_{COUT} \times C_{OUT}}{1 + 2\pi j \times f \times R_{LOAD} \times C_{OUT}} \right) \times \frac{1}{1 + \frac{S(f)}{2\pi \times f_{PP}} + \left(\frac{S(f)}{2\pi \times f_{PP}} \right)^2} \quad (105)$$

Double pole frequency of $G_{CO}(f)$:

$$f_{PP} \approx \frac{f_s}{4} = 50 \text{ kHz} \quad (106)$$

Angular velocity:

$$S(f) = 2\pi \times j \times f \quad (107)$$

Compensate the voltage loop with type 2 feedback network. The following transfer function is the compensation gain as a function of frequency ($G_C(f)$). Please refer to [Figure 2-1](#) for component placement.

$$G_C(f) = \frac{\Delta V_C}{\Delta V_{OUT}} = \frac{2\pi j \times f \times R_F \times C_Z + 1}{2\pi j \times f \times (C_Z + C_P) R_I \left(\frac{2\pi j \times f \times C_Z \times C_P \times R_F}{C_Z + C_P} + 1 \right)} \quad (108)$$

$$(109)$$

Calculate voltage loop feedback resistor (R_F) based on crossing the voltage (f_C) loop over at a 10th of the double pole frequency (f_{PP}).

$$f_C = \frac{f_{PP}}{10} = 5 \text{ kHz} \quad (110)$$

$$R_F = \frac{R_I}{G_{CO}\left(\frac{f_{PP}}{10}\right)} \approx 27.9 \text{ k}\Omega \quad (111)$$

Select a standard resistor for R_F .

$$R_F \approx 27.4 \text{ k}\Omega \quad (112)$$

Calculate the feedback capacitor (C_Z) to give added phase at crossover.

$$C_Z = \frac{1}{2 \times \pi \times R_F \times \frac{f_C}{5}} \approx 5.8 \text{ nF} \quad (113)$$

$$C_Z = 5.6 \text{ nF} \quad (114)$$

Select a standard capacitance value for the design.

Put a pole at two times f_C .

$$C_P = \frac{1}{2 \times \pi \times R_F \times f_C \times 2} \approx 580 \text{ pF} \quad (115)$$

Select a standard capacitance value for the design.

$$C_P = 560 \text{ pF} \quad (116)$$

Loop gain as a function of frequency ($T_V(f)$) in dB.

$$T_V \text{ dB}(f) = 20 \log(|G_C(f) \times G_{CO}(f)|) \quad (117)$$

Plot theoretical loop gain and phase to graphically check for loop stability ([Figure 11-1](#)). The theoretical loop gain crossed over at roughly 3.7 kHz with a phase margin of greater than 90 degrees.

Note

It is wise to check your loop stability of your final design with transient testing and/or a network analyzer and adjust the compensation ($G_C(f)$) feedback as necessary.




Figure 12-1. Loop Gain and Loop Phase

To limit over shoot during power up the [UCC28950/1](#) has a soft-start function (SS, Pin 5) which in this application was set for a soft start time of 15 ms (t_{SS}).

$$t_{SS} = 15 \text{ ms} \tag{118}$$

$$C_{SS} = \frac{t_{SS} \times 25\mu\text{A}}{V_1 + 0.55} \approx 123 \text{ nF} \tag{119}$$

Select a standard capacitor for the design.

$$C_{SS} = 150 \text{ nF} \tag{120}$$

The UCC28950/1 also provides slope compensation for peak current mode control (Pin 12). This can be set by setting R_{SUM} with the following equations. The following equations will calculate the required amount of slope compensation (V_{SLOPE}) that is needed for loop stability.

Note

The change in magnetizing current on the primary ΔI_{LMAG} contributes to slope compensation.

$$\Delta I_{LMAG} = \frac{V_{IN}(1 - D_{TYP})}{L_{MAG} \times f_s} = 234 \text{ mA} \tag{121}$$

To help improve noise immunity V_{SLOPE} is set to have a total slope that will equal 10% of the maximum current sense signal (0.2 V) over one inductor switching period.

$$V_{SLOPE1} = 0.2V \times f_s \times \frac{0.04V}{\mu s} \quad (122)$$

$$V_{SLOPE2} = 0.2V \times f_s - \frac{\left(\frac{\Delta I_{L_{OUT}}}{a1 \times 2} - \Delta I_{L_{MAG}}\right) \times R_S(1 - D_{TYP}) \times f_s}{a2} = \frac{0.04V}{\mu s} \quad (123)$$

If $V_{SLOPE2} < V_{SLOPE1}$ set $V_{SLOPE} = V_{SLOPE1}$

If $V_{SLOPE2} \geq V_{SLOPE1}$ set $V_{SLOPE} = V_{SLOPE2}$

$$R_{SUM} = \frac{2.5V \times 10^{-3} \Omega}{V_{SLOPE} \times 0.5\mu s} \approx 125.4 \text{ k}\Omega \quad (124)$$

Select a standard resistor for R_{SUM} .

$$R_{SUM} = 127 \text{ k}\Omega \quad (125)$$

13 Setting Turn-on Delays to Achieve Zero Voltage Switching (ZVS)

This application note presents a fixed delay approach to achieving ZVS from 100% load down to 50% load. When the converter is operating below 50% load the converter will be operating in valley switching. In order to achieve zero voltage switching on switch node of QB_d , the turn-on (t_{ABSET}) delays of FETs QA and QB needs to be initially set based on the interaction of L_S and the theoretical switch node capacitance. The following equations are used to set t_{ABSET} initially.

Equate shim inductance to two times C_{OSS} capacitance:

$$2\pi \times f_R L_S = \frac{1}{2\pi \times f_R \times (2 \times C_{OSS_QA_AVG})} \quad (126)$$

Calculate tank frequency:

$$f_R = \frac{1}{2\pi \sqrt{L_S \times (2 \times C_{OSS_QA_AVG})}} \quad (127)$$

Set initial t_{ABSET} delay time and adjust as necessary.

Note

The 2.25 factor of the t_{ABSET} equation was derived from empirical test data and may vary based on individual design differences.

$$t_{ABSET} = \frac{2.25}{f_R \times 4} \approx 346 \text{ ns} \quad (128)$$

The resistor divider formed by R_{DA1} and R_{DA2} programs the t_{ABSET} , t_{CDSET} delay range of the [UCC28950/1](#). Select a standard resistor value for R_{DA1} .

Note

t_{ABSET} can be programmed between 30 ns to 1000 ns.

$$R_{DA1} = 8.25 \text{ k}\Omega \quad (129)$$

The voltage at the ADEL input of the [UCC28950/1](#) (V_{ADEL}) needs to be set with R_{DA2} based on the following conditions.

If $t_{ABSET} > 155 \text{ ns}$ set $V_{ADEL} = 0.2 \text{ V}$, t_{ABSET} can be programmed between 155 ns and 1000 ns:

If $t_{ABSET} \leq 155 \text{ ns}$ set $V_{ADEL} = 1.8 \text{ V}$, t_{ABSET} can be programmed between 29 ns and 155 ns:

Based on V_{ADEL} selection, calculate R_{DA2} :

$$R_{\text{DA2}} = \frac{R_{\text{DA1}} \times V_{\text{ADEL}}}{5V - V_{\text{ADEL}}} \approx 344 \Omega \quad (130)$$

Select the closest standard resistor value for R_{DA2} :

$$R_{\text{DA2}} = 348 \Omega \quad (131)$$

Recalculate V_{ADEL} based on resistor divider selection:

$$V_{\text{ADEL}} = \frac{5V \times R_{\text{DA2}}}{R_{\text{DA1}} + R_{\text{DA2}}} = 0.202 \text{ V} \quad (132)$$

Resistor R_{DELAB} programs t_{ABSET} :

$$R_{\text{DELAB}} = \frac{(t_{\text{ABSET}} - 5\text{ns})}{\text{ns}} \times \frac{(0.15V + V_{\text{ADEL}} \times 1.46) \times 10^3}{5} \times \frac{1}{1A} \approx 30.4 \text{ k}\Omega \quad (133)$$

Select a standard resistor value for the design:

$$R_{\text{DELAB}} = 30.1 \text{ k}\Omega \quad (134)$$

Note

Once you have a prototype up and running it is recommended you fine tune t_{ABSET} at light load to the peak and valley of the resonance between L_S and the switch node capacitance. In this design the delay was set at 10% load.




Figure 13-1. t_{ABSET} to Achieve Valley Switching at Light Loads

The initial starting point for the QC and QD turn on delays (t_{CDSET}) should be initially set for the same delay as the QA and QB turn on delays (Pin 6). The following equations program the QC and QD turn-on delays (t_{CDSET}) by properly selecting resistor R_{DELCD} (Pin 7).

$$t_{ABSET} = t_{CDSET} \quad (135)$$

Resistor R_{DELCD} programs t_{CDSET} :

$$R_{DELCD} = \frac{(t_{ABSET} - 5ns)}{ns} \times \frac{(0.15V + V_{ADEL} \times 1.46) \times 10^3}{5} \times \frac{1}{1A} \approx 30.4 \text{ k}\Omega \quad (136)$$

Select a standard resistor for the design:

$$R_{DELCD} = 30.1k\Omega \quad (137)$$

Note

Once you have a prototype up and running it is recommended to fine tune t_{CDSET} at light load. In this design the CD node was set to valley switch at roughly 10% load. Obtaining ZVS at lighter loads with switch node QD_d is easier due to the reflected output current present in the primary of the transformer at FET QD and QC turnoff/on. This is because there was more peak current available to energize L_S before this transition, compared to the QA and QB turnoff/on.




Figure 13-2. t_{CDSET} to Achieve Valley Switching at Light Loads

There is a programmable delay for the turnoff of FET QF after FET QA turnoff (t_{AFSET}) and the turnoff of FET QE after FET QB turnoff (t_{BESET}). A good place to set these delays is 50% of t_{ABSET} . This will ensure that the appropriate synchronous rectifier turns off before the AB ZVS transition. If this delay is too large it will cause OUTE and OUTF not to overlap correctly and it will create excess body diode conduction on FETs QE and QF.

$$t_{AFSET} = t_{BESET} = t_{ABSET} \times 0.5 \tag{138}$$

The resistor divider formed by R_{CA1} and R_{CA2} programs the t_{AFSET} and t_{BESET} delay range of the [UCC28950/1](#). Select a standard resistor value for R_{CA1} .

Note

t_{EFSET} and t_{BESET} can be programmed between 32 ns to 1100 ns.

$$R_{CA1} = 8.25 \text{ k}\Omega \quad (139)$$

The voltage at the A_{DELEF} pin of the [UCC28950/1](#) (V_{ADELEF}) needs to be set with R_{CA2} based on the following conditions.

If $t_{AFSET} < 170$ ns set $V_{ADEL} = 0.2$ V, t_{ABSET} can be programmed between 32 ns and 170 ns:

If $t_{ABSET} > \text{or} = 170$ ns set $V_{ADEL} = 1.7$ V, t_{ABSET} can be programmed between 170 ns and 1100 ns:

Based on V_{ADELEF} selection, calculate R_{CA2} :

$$R_{CA2} = \frac{R_{CA1} \times V_{ADELEF}}{5V - V_{ADELEF}} \approx 4.25 \text{ k}\Omega \quad (140)$$

Select the closest standard resistor value for R_{CA2} :

$$R_{CA2} = 4.22 \text{ k}\Omega \quad (141)$$

Recalculate V_{ADELEF} based on resistor divider selection:

$$V_{ADELEF} = \frac{5V \times R_{CA2}}{R_{CA1} + R_{CA2}} = 1.692 \text{ V} \quad (142)$$

The following equation was used to program t_{AFSET} and t_{BESET} by properly selecting resistor R_{DELEF} .

$$R_{DELEF} = \frac{(t_{AFSET} \times 0.5 - 4\text{ns})}{\text{ns}} \times \frac{(2.65V - V_{ADELEF} \times 1.32) \times 10^3}{5} \times \frac{1}{1A} \approx 14.1 \text{ k}\Omega \quad (143)$$

A standard resistor was chosen for the design.

$$R_{DELEF} = 14 \text{ k}\Omega \quad (144)$$

Resistor R_{TMIN} programs the minimum duty cycle on time (t_{MIN}) that the [UCC28950/1](#) (Pin 9) can demand before entering burst mode. If the [UCC28950/1](#) controller tries to demand a duty cycle on time of less than t_{MIN} the power supply will go into burst mode operation. Please see the [UCC28950/1](#) data sheet for details regarding burst mode. For this design we set the minimum on time to 100 ns.

$$t_{MIN} = 100 \text{ ns} \quad (145)$$

The minimum on time is set by selecting R_{TMIN} with the following equation.

$$R_{TMIN} = 12.1 \text{ k}\Omega \quad (146)$$

$$R_{TMIN} = \frac{(t_{MIN} - 15\text{ns}) \times 10^3}{6.6\text{s}} \approx 12.9 \text{ k}\Omega \quad (147)$$

A standard resistor value is then chosen for the design.

$$R_{TMIN} = 12.1 \text{ k}\Omega \quad (148)$$

There is a pin that is provided for setting up the converter switching frequency (Pin 10). The frequency can be selected by adjusting timing resistor R_T .

$$R_T = \left(\frac{2.5 \times 10^6 \frac{\Omega \text{Hz}}{\text{V}}}{f_S} - \frac{\Omega}{\text{V}} \right) \times (V_{REF} - 2.5\text{V}) \times 2.5 \times 10^3 \approx 60 \text{ k}\Omega \quad (149)$$

Select a standard resistor for the design.

$$R_T = 61.9 \text{ k}\Omega \quad (150)$$

14 Turning SR FETs-off Under Light Load Conditions

To increase efficiency at lighter loads the **UCC28950/1** programmed (Pin 12, DCM) under light load conditions to turn off the synchronous FETs on the secondary side of the converter (Q_E and Q_F). This threshold is programmed with resistor divider formed by R_E and R_G . This DCM threshold needs to be set at a level before the inductor current goes discontinues. The following equation sets the synchronous rectifiers to turnoff at roughly 15% load current.

$$V_{RS} = \frac{\left(\frac{P_{OUT} \times 0.15}{V_{OUT}} + \frac{\Delta I_{LOUT}}{2} \right) \times R_S}{a1 \times a2} = 0.29\text{V} \quad (151)$$

$$R_G = 1 \text{ k}\Omega \quad (152)$$

Select a standard resistor value for R_G .

$$R_E = \frac{R_G(V_{REF} - V_{RS})}{V_{RS}} \approx 16.3 \text{ k}\Omega \quad (153)$$

Select a standard resistor value for this design

$$R_E = 16.9\text{k} \quad (154)$$

15 600 W FSFB Detailed Schematic and Test Data




Figure 15-1. Daughter Board Schematic

Note

Black triangles designate not populated.




Figure 15-2. Power Stage Schematic

Note

It is recommended to use an RCD clamp to protect the output synchronous FETs from over voltage due to switch node ringing. This RCD clamp is formed by diodes D4, D6 and resistor R6, R8 and R9 and capacitor C1.




Figure 15-3. 600-W Phase Shifted Full Bridge Efficiency

Full bridge gate drives and primary switch nodes (Q_{B_d} and Q_{D_d}) at $V_{IN} = 390\text{ V}$, $I_{OUT} = 5\text{ A}$.




Figure 15-4. Q_{4g} Q_{4d}, $V_{IN} = 390\text{ V}$, $I_{OUT} = 5\text{ A}$




Figure 15-5. Q_{3g} Q_{3d}, $V_{IN} = 390\text{ V}$, $I_{OUT} = 5\text{ A}$

Full bridge gate drives and switch nodes at $V_{IN} = 390\text{ V}$, $I_{OUT} = 10\text{ A}$




Figure 15-6. Q_{4g} Q_{4d} , $V_{IN} = 390\text{ V}$, $I_{OUT} = 10\text{ A}$




Figure 15-7. Q_{3g} Q_{3d} , $V_{IN} = 390\text{ V}$, $I_{OUT} = 10\text{ A}$

Note

Switch node Q_{Bd}/Q_{4d} is valley switching and node Q_{Dd}/Q_{3d} has achieved ZVS. It is not uncommon for switch node Q_{Dd}/Q_{3d} to obtain ZVS before Q_{Bd}/Q_{4d} . This is because during the Q_{Dd}/Q_{3d} switch node voltage transition, the reflected output current provides immediate energy for the LC tanking at the switch node. Where at the Q_{Bd}/Q_{4d} switch node transition the primary has been shorted out by the high side or low side FETs in the H bridge. This transition is dependent on the energy stored in L_S and L_{LK} to provide energy for the LC tanking at switch node Q_{Bd}/Q_{4d} making it take longer to achieve ZVS.

Full bridge gate drives and switch nodes at $V_{IN} = 390\text{ V}$, $I_{OUT} = 25\text{ A}$




Figure 15-8. Q_{4g} Q_{4d} , $V_{IN} = 390\text{ V}$, $I_{OUT} = 25\text{ A}$




Figure 15-9. Q_{3g} Q_{3d} , $V_{IN} = 390\text{ V}$, $I_{OUT} = 25\text{ A}$

Note

When the converter is running at 25 A both switch nodes are operating into zero voltage switching (ZVS). It is also worth mentioning that there is no evidence of the gate miller plateau during gate driver switching. This makes sense because the voltage across the drain and source of FETs QA through QD has already transition before the gate drives have transitioned.

Full bridge gate drives and switch nodes at $V_{IN} = 390\text{ V}$, $I_{OUT} = 50\text{ A}$




Figure 15-10. $Q4_g$ $Q4_d$, $V_{IN} = 390\text{ V}$, $I_{OUT} = 25\text{ A}$




Figure 15-11. $Q3_g$ $Q3_d$, $V_{IN} = 390\text{ V}$, $I_{OUT} = 25\text{ A}$

Note

ZVS was maintained from 50% to 100% output power.

16 References

1. Bill Andreyckak, *Phase Shifted, Zero Voltage Transition Design Considerations and the UC3875 PWM Controller* [Unitrode Application Note SLUA107](#), September 5, 1999
2. Lazlo Balogh, *Design and Application Guide for High Speed Mosfet Gate Drive*, *Unitrode Power Supply Design Seminar, Topic 2, 2001*
3. Colin Gillmore, *Making the Correct Choice: UCC28950-Q1 or UCC28951-Q1*, *Application Note SLUA853*, December 2017, Topic 2, 2001
4. Texas Instruments, [UCC28950 Green phase-shifted full-bridge controller with Synchronous Rectification control](#), data sheet
5. Texas Instruments, [UCC28951 Green phase-shifted full-bridge controller with Synchronous Rectification control](#), data sheet

17 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (June 2011) to Revision D (March 2022)	Page
• Updated to include UCC28951 and update equations to new TI format throughout publication.....	1

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated