Real-Time Control Reference Guide



Message from the editors

This document is intended as a valuable quick guide for often used system-level design formulae and real-time control concepts in order to help facilitate real-time control application design. We hope you find this collection of material useful.

Here is a brief overview of the key areas included:

- Mathematical Models
- First and Second Order Systems
- Filters
- Controller Types
- A/D Conversions
- Comparator Basics
- Characteristics of a Real-Time Processor
- Encoder Basics
- Pulse Width Modulation Basics
- D/A Conversions

Additional resources to explore:

Control Theory Seminar

• A four-part technical seminar that offers an introduction to control theory covering fundamental concepts, feedback systems, transient response, and discrete-time systems.

State Space Control Seminar

• A four-part course in control theory based on the state space modeling paradigm covering state space models, properties of linear systems, state feedback control, and linear state estimators

Introduction to Microcontroller Programming for Power Electronics Control Applications

 This book contains the fundamental subjects of the interdisciplinary field of power electronic based systems, which draws knowledge from circuit and control theory, (digital) signal processing for embedded implementation electrical machines/drives and power semiconductor devices. This book also presents state-of-the-art techniques to implement modulation schemes and control algorithms in a commercial microcontroller (MCU) suitable for rapid prototyping approach, and hint for designing analog circuits, such as low voltage converter, output filters/load.

Control Theory Fundamentals

This book provides a readable introduction to control of both continuous time and discrete time systems. The first
four chapters of the book cover classical methods using transfer functions. The remaining chapters cover analysis
and design using state space methods. Worked examples are included to illustrate key topics in each section. The
book contains five appendices; a review of matrix algebra, reference tables of Laplace and z transforms, supporting
Matlab scripts, and a case study in controller design using state space methods.

Digital Control of Dynamic Systems

• This book's emphasis is on designing digital controls to achieve good dynamic response and small errors while using signals that are sampled in time and quantized in amplitude. Both transform (classical control) and state-space (modern control) methods are described and applied to illustrative examples.

Digitally Controlled High Efficiency and High Power Density PFC Cicuits - 3 Part Series

These series of presentations introduce two bridgeless PFC designs using C2000[™] MCU. TI high voltage GaN is
used to implement a 3.3kW interleaved CCM totem-pole PFC and a 1.6kW interleaved TRM totem-pole PFC designs.
Detailed design considerations are provided to minimize switching loss, current crossover distortion, input current
THD and improve efficiency and PF.

Digital Power SDK

 C2000's Digital Power SDK is a cohesive set of software infrastructure, tools, and documentation designed to minimize C2000[™] MCU-based digital power system development time targeted for various AC-DC, DC-DC and DC-AC power supply applications

TIDM-DC-DC-BUCK

• The BOOSTXL-BUCKCONV reference design provides a quick and easy way to learn about digital power supply control and design using C2000 devices.

TI Reference Designs

• Ready-to-use reference designs with theory, calculations, simulations, schematics, PCB files and bench test results.

TI Precision Labs

 On-demand courses and tutorials ranging from introductory to advanced concepts that focus on application-specific problem solving

TI E2E Community

• Support forums for all TI products

Table of Contents

Message from the editors	2
System Design	6
Control	7
Feedback control	8
Dynamic systems	9
System stability	
Timing requirements	
Discrete Time Domain	
Filters	
Controllers	
Linear PID	24
Linear PI	26
Nonlinear PID	27
2P2Z	
3P3Z	
Direct form controllers	
ADC	
ADC definitions	

ADC resolution	37
Quantization error of ADC	39
Total harmonic distortion (THD)	40
AC signals	42
DC signals	43
Setting time and conversion accuracy.	44
ADC system noise	45
Comparator	
Basic operation	
Offset and hysteresis.	
Propagation delay	
Processing	
Data representation	
Central processing unit	
Memory	
Direct memory access (DMA)	57
Interrupts	
Co-processors and accelerators	58
Encoders	61
Encoder definitions	62
Types of encoders	
Description of encoders	62
Absolute Vs incremental encoders	63
Pulse width modulation (PWM)	66
PWM definitions	
Duty cycle	67
Resolution	68
Deadband	69
DAC	72
DAC definitions	73
DAC error	73
DAC output considerations	
Mathematical models	
Laplace transforms	83
Transfer function	83
Transient response	
Frequency response	
Z-domain	

List of Figures

Figure 2-1. Control system	7
Figure 2-2. Closed loop system	7
Figure 2-3. Unit step response of a 1st order system (τ=1)	. 10
Figure 2-4. Unit step response of an under-damped 2nd order system	.11
Figure 2-5. Digital control system	. 16
Figure 2-6. Sampling	.16
Figure 2-7. Filter response curves	.19
Figure 3-1. Parallel form linear PID controller	.24
Figure 3-2. Series form of linear PID controller	. 25
Figure 3-3. PID control action	.26
Figure 3-4. Nonlinear PID input architecture	.27
Figure 3-5. Nonlinear control law input-output plot	.27
Figure 3-6. Nonlinear PID linearized region	.29
Figure 3-7. Phase and gain characteristics of a 2P2Z compensator	. 29
Figure 3-8. Phase and gain characteristics of a 3P3Z compensator	. 30
Figure 3-9. Representation of DF11	.31
Figure 3-10. Representation of DF13	.32
Figure 3-11. Representation of DF22	.33
Figure 3-12. Representation of DF23	.34
Figure 4-1. ADC transfer function	. 37
Figure 4-2. ADC full-scale range (FSR) unipolar	.37

Figure 4-3. ADC full-scale range (FSR) differential	38
Figure 4-4. Quantization error of an ADC converter	39
Figure 4-5. Fundamental and harmonics in VRMS	41
Figure 4-6. Fundamental and harmonics in dBc	41
Figure 4-7. Settling time and conversion accuracy	44
Figure 4-8. ADC noise	45
Figure 5-1. Comparator diagram	48
Figure 5-2. Comparator hysteresis	48
Figure 5-3. Comparator input to output switching delay	49
Figure 6-1. Signal chain	<mark>56</mark>
Figure 6-2. Direct memory access	57
Figure 6-3. CPU interrupt flow	<mark>58</mark>
Figure 7-1. Quadrature signal	<mark>6</mark> 4
Figure 8-1. PWM output	67
Figure 8-2. PWM duty cycle	67
Figure 8-3. PWM resolution	<mark>68</mark>
Figure 8-4. PWM deadband	70
Figure 9-1. DAC transfer function	73
Figure 9-2. DAC midpoint offset error	74
Figure 9-3. DAC gain error	75
Figure 9-4. DAC xero-code error	75
Figure 9-5. DAC full-scale error	76
Figure 9-6. DAC DNL	77
Figure 9-7. DAC INL	77
Figure 9-8. DAC linear range	79
Figure 9-9. DAC settling time	80
Figure 9-10. DAC load regulation	80
Figure 10-1. Pole gain and phase	<mark>86</mark>
Figure 10-2. Zero gain and phase	<mark>88</mark>

List of Tables

Table 2-1. Characteristics of a good control system	7
Table 2-2. Rise and peak time for systems	12
Table 2-3. Damping ratios based on classification	14
Table 2-4. Filter types	17
Table 2-5. First order filters	19
Table 2-6. Second order filters	20
Table 3-1. Tuning parameter effect on the gain shape	28
Table 4-1. LSB voltage vs. resolution and reference voltage	39
Table 4-2. Conversion accuracy achieved after a specified time	44
Table 4-3. Time required to settle to a specified conversion accuracy	44
Table 5-1. Comparator inputs to output	48
Table 6-1. Primitive data types	52
Table 6-2. Multiplier prefixes and abbreviations	<mark>52</mark>
Table 6-3. ASCII table	<mark>52</mark>
Table 6-4. Real-time control processor - characteristics	55
Table 6-5. Memory types	57
Table 8-1. Common PWM resolution values	69
Table 9-1. DAC error correlation	78
Table 9-2. Unit conversions for error	78
Table 9-3. Straight line end points for INL	79
Table 10-1. Important Laplace transform pairs	83
Table 10-2. Response portions	<mark>8</mark> 4
Table 10-3. Examples of common gain values and dB equivalent	85
Table 10-4. Z-Transform Properties	<mark>90</mark>

System Design

- Control •
- Feedback control •
- Dynamic systems
 - System stability •
- Timing requirements •
- Discrete Time Domain
 - Filters Notes •



Control

"A control system is considered to be any system which exists for the purpose of regulating or controlling the flow of energy, information, money, or other quantities in some desired fashion" - *W.L.Brogan, Modern Control Theory, 1991.*



Figure 1. Control system.

The principle objective of control is to force the system output to accurately follow an input.

Table 1. Characteristics of a good control system.

Term	Definition/Explanation
Stability	Stability is the quality, state, or degree of being stable. In order for a system to be stable, the gain and phase margins need to be positive.
Steady State Accuracy	How close the output is to the desired input. The closer the output is to the input the better the steady state accuracy is.
Satisfactory Transient Response	A transient response shows how the system behaves when it is taken out of equilibirum. Ideally, the system should not deviate from the steady state.
Satisfactory Frequency Response	A frequency response displays the output of a system in terms of magnitude and phase as a function of frequency.
Reduced Sensitivity to Disturbances	Disturbance in control systems signify any unwanted or unexpected inputs that alter the system's output which cause an increase in the system error .

Open loop versus closed loop

There are two types of control systems, open and closed. Within an **open control system**, the control action is not dependent on external influences nor does it incorporate feedback to alter the output response. In contrast, within a **closed loop system** the control action is indeed dependent on external influences and utilizes feedback to adapt and achieve the desired results.



Figure 2. Closed loop system.

Where

System Design

F = controller transfer function	
G = plant transfer function	
H = sensor transfer function	
r = reference input	
e = error signal	
u = control effort	
y = output	
y _m = feedback	
Equations:	
Error equation	
e = r - Hy	(1)
Output Equation	
y = FGe	(2)
Error and output equations combined	
y(1 + FGH) = FGr	(3)
Open loop transfer function	
L = FGH	(4)
Closed loop transfer function	
$\frac{y}{r} = \frac{FG}{1 + FGH}$	(5)

Feedback control

Feedback is when any part of the system's output is brought back to the input and utilized as part of the input to the system. It is sometimes referred to as "closed loop control". Feedback control can be categorized as one of the most important segments within any closed loop system since it improves the performance of the system.

When properly applied feedback can:

- Reduce or eliminate steady state error characteristics. •
- Reduce the sensitivity of the system to parameter variations. •
- Change the gain or phase of the system over some desired frequency range. •
- Reduce the effects of load disturbance and noise on system performance. •
- Cause an unstable system to become stable.

ti.com

• Linearize a non-linear component.

Error ratio

The error ratio (sensitivity function) determines the loop sensitivity to disturbance.

$\frac{e}{r} = \frac{1}{1 + FGH} = \frac{1}{1 + L} = S$	(6)
Dynamic systems	
First order system	
Equations	
1st order differential equation	
$\tau y'(t) + y(t) = u(t)$	(7)
Transfer function of 1st order system	
$\frac{\mathbf{y}(\mathbf{s})}{\mathbf{u}(\mathbf{s})} = \frac{1}{\mathbf{s}\tau + 1}$	(8)
Response of system	
$y(t) = L^{-1}\{\frac{1}{s\tau + 1}u(s)\}$	(9)
Response of system following a unit step response	
$y(t) = 1 - e^{-\frac{t}{\tau}}$	(10)

Where

 τ = time constant of the system

y(t) = output function

u(t) = input function



Figure 3. Unit step response of a 1st order system (τ =1).

Second order system

Equations

2nd order differential equation

$y''(t) + 2\zeta\omega_n y'(t) + \omega_n^2 y(t) = \omega_n^2 u(t)$	(1	1)
---	----	----

Transfer function of 2nd order system

 $\frac{y(s)}{u(s)} = \frac{\omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$

Characteristic equation

$$s^2 + 2\zeta\omega_n s + \omega_n^2 = 0 \tag{13}$$

Poles of a linear 2nd order system

$$s = -\zeta \omega_n \pm \omega_n \sqrt{\zeta^2 - 1} \tag{14}$$

(12)

Unit step response of an under-damped 2nd order system

$$y(t) = 1 - \frac{\omega_n}{\omega_d} e^{-\sigma t} \sin(\omega_d t + \phi)$$

$$\varphi = \cos^{-1} \zeta$$
(15)

Where

y(t) = output function

u(t) = input function

 ω_n = un-damped natural frequency

 ω_d = damped natural frequency

 ζ = damping ratio



Figure 4. Unit step response of an under-damped 2nd order system.

System stability

Stability is one of the most important requirements when designing a control system. If the closed loop transfer function of a system is known then the stability of the system can be observed through the denominator of the transfer function in factored form (characteristic equation) by identifying if the real parts are positive or negative. However, in order to accurately measure how stable a system is, the gain and phase margins are used. Both of these margins are obtained through the Bode plot of the frequency response. Gain and Phase margins define the amount of change in open-loop gain and phase that is required to make a closed-loop system stable.

ti.com

For a system to be stable, both the gain and phase margins need to be positive.

Gain margin

The gain margin is the difference between 0 dB and the gain at the phase cross-over frequency that gives a phase of -180° . If the gain margin $|GH(j\omega)|$ at the frequency of $\angle GH(j\omega) = -180^{\circ}$ is greater than 0 dB (positive gain margin), then the closed-loop system is stable.

Phase margin

The phase margin is the difference in phase between -180° and the phase at the gain cross-over frequency that gives a gain of 0 dB. If the phase $\angle GH(j\omega)$ at the frequency of $|GH(j\omega)| = 1$ is greater than -180° (positive phase margin), the closed-loop system is stable.

Phase margin is related to the **damping** of a second-order system through the following equation:

$$\zeta = \frac{PM}{100} \tag{17}$$

Where

 ζ = damping ratio

PM = phase margin

Timing requirements

Peak/rise time

Table 2. Rise and peak time for systems.

System Order	System Classification	Rise Time %	Peak Time
1st Order	-	10 - 90	Usually categorized as 2.2 $\tau,$ where τ is the time constant
2nd Order	Under-damped	0 - 100	Time at which the step response reaches its maximum
2nd Order	Over-damped	10 - 90	Peak time is not defined

Equation

Peak Time

$$t_p = \frac{\pi}{\omega_n \beta} = \frac{\pi}{\omega_n \sqrt{1 - \zeta^2}}$$

Where

 ζ = damping ratio

 ω_n = undamped natural frequency

Settling time

The settling time is the time required for a system to settle within a certain percentage of the input amplitude. For a second order system, a settling time is desired in which the response remains within 2% of its desired value.

(18)

(19)

(22)

Definitions

Settling time of 1st order system

4τ

Settiling time of 2nd order system

$$t_{s} = \frac{1}{\sigma} ln\left(\frac{c}{\delta}\right)$$

$$c = \frac{\omega_{n}}{\omega_{d}}$$
(20)

Damping coefficient

$$\sigma = \zeta \omega_n$$

Lograrithmic decrement

$$\delta = \ln\left(\frac{x_0}{x_1}\right) \tag{23}$$

Tolerance fraction for underdamped systems (in most cases this is 0.02)

$$\frac{c}{\delta} = \sqrt{1 - \zeta^2} \tag{24}$$

Where

 τ = time constant (time it takes for the step response to reach 63% of its final value)

 x_0/x_1 = the amplitudes of two successive peaks within a step response

ω_n = un-damped natural frequency

 ω_d = damped natural frequency

ζ = **damping** ratio

Overshoot

Overshoot quantifies the amount the step response deviates from the ideal settling amplitude at the peak time.

Definitions

Peak response

$$M_{\rm p} = 1 + \ \exp\!\left(\frac{-\pi\zeta}{\sqrt{1-\zeta^2}}\right)$$

Percentage of overshoot

P.O. =
$$100e^{-\pi\zeta/\sqrt{1-\zeta^2}}$$

Real-Time Control Reference Guide

(26)

(25)

System Design

Classification

Over-damped

Critically damped

Under-damped

Un-damped

$$0 < \zeta < 1$$

 $\zeta = 0$

 Table 3. Damping ratios based on classification.

 Damping Ratio

ζ > 1

 $\zeta = 1$

Where

 ζ = damping ratio

 $\omega_n = \text{un-damped natural frequency}$

Delay

There are many types of delays that can be introduced within a control system, some are inherent to the system and some are external.

The dynamic behavior of a second order system is defined by the damping ratio and un-damped natural frequency.

Roots

 $s = -\zeta \omega_n \pm \omega_n \sqrt{\zeta^2 - 1}$

 $s = -\omega_n$

 $s = -\zeta \omega_n \pm j \omega_n \sqrt{1 - \zeta^2}$

 $s = \pm j\omega_n$

Definitions

Delay in the time domain

$\mathcal{L}{f(t - T)}$

Delay in laplace domain

$$e^{-sT}f(s)$$

Magnitude of delay

$$|e^{-i\omega T}| = \sqrt{(\cos \omega T)^2 + (-\sin \omega T)^2} = 1$$
(30)

Phase of delay

$< e^{-i\omega T} = tan^{-1} \left(\frac{-sin\omega T}{cos\omega T} \right) = -\omega T$	(31)
---	------

The time delay will not affect the magnitude since the magnitude of a pure delay is always equal to one, no matter the frequency of the input. However, the phase will get more and more negative as the frequency increases. If the phase becomes negative then the system could become unstable.

14

Damping

Damping ratio

 $\zeta = \frac{-\ln\left(\frac{PO}{100}\right)}{\sqrt{\pi^2 + \ln^2\left(\frac{PO}{100}\right)}}$

(29)

(28)

One way to compensate for a negative phase margin is to decrease the bandwidth but this will lead to slower performance. Which is why time delay in a control loop is detrimental both to **performance and stability**.

Delay Type	Closed Loop Transfer Function with Delay Included	Description
Sensor	$\frac{y}{r} = \frac{FG}{1 + FGe^{-sT}}$	The sensor that measures the process output, y, delays passing on the measured value by T time units
Actuator	$\frac{y}{r} = e^{-sT} \frac{FG}{1 + FGe^{-sT}}$	The input can influence the plant without passing through the delay

Where

 e^{-sT} = delay transfer function

Discrete Time Domain

Discrete time refers to variables as occurring at distinct, separate "points in time". A discrete-time signal is a time series that consists of a sequence of quantities and is obtained by **Figure 6** from a continuous-time signal at uniformly spaced times.

Pros of Digital Control

- High repeatability and reliability
- Easy to prototype and make changes

Cons of Digital Control

- Increased 'delay' in the feedback loop
- Lower performance compared to analog control



Figure 5. Digital control system.

Definitions:

- Sample: Signals represented as sequences of numbers.
- Sampling Period (T): The space between samples.
- Sampling Frequency (F_T): Inverse of the sampling period.



Figure 6. Sampling.

In practice, continuous time signals are sampled using an ADC

Filters

Definitions:

- -3dB Frequency/Cutoff Frequency (f_{-3dB}/f_c): The input frequency that causes the output signal to drop by -3dB relative to the input signal. For a high-pass and low-pass filter there is only one -3dB frequency, but for band-pass, and band-stop there are two -3db frequencies, referred to as f1 and f2 within Table 4.
- Center Frequency (f₀): This is a term that describes the central frequency that lies between the upper and lower cutoff frequencies of band-pass and band-stop filters.
- **Stopband Frequency** (f_S): A particular frequency at which the attenuation reaches a specified value. For low-pass and high-pass filters the frequencies beyond the stopband frequency are reffered to as the stopband. However, for pass-band or stop-band, and notch filters two stopbands exist.
- **Bandwidth (β):** The bandwidth is the width of the passband, and the passband is the band of frequencies that do not experience significant attenuation when moving from the input of the filter to the output of the filter
- Quality Factor (Q): The quality factor of a filter conveys its damping characteristics. In the time domain, damping corresponds to the amount of oscillation in the system's step response. In the frequency domain, higher Q corresponds to more (positive or negative) peaking in the system's magnitude response. For a band-pass, band-stop, and notch filter, Q represents the ratio between the center frequency and the -3dB bandwidth, Q = f₀/(f₂ f₁)

Filter Types

Table 4. Filter types.



System Design



Filter Orders

Filters can be of first order, second order, third order, and so forth. This is defined by the number of poles found within the **Section 10.2**. This chapter will focus on 1st and 2nd order filters. **Figure 7** shows the difference on a magnitude plot between a 1st (red curve) and 2nd order filter (blue curve).



Figure 7. Filter response curves.

Definitions:

- **Passive:** Only includes passive components such as resistors, capacitors, and inductors.
- Active: Includes active components such as op-amps while still utilizing resistors and capacitors.

Filter Type	Active/Passive	Circuit	Gain (Vout/Vin)
Low-Pass	Passive		$\frac{x_{C}}{\sqrt{R^{2} + x_{C}^{2}}}$
High-Pass	Passive	C V_{IN} R V_{OUT} $-$ GND	$\frac{R}{\sqrt{R^2 + X_c^2}}$
Low-Pass	Active		$\frac{x_{\rm C}}{\sqrt{R^2 + x_{\rm C}^2}} = 1$

Table 5. First order filters.

ti.com

System Design

Filter Type	Active/Passive	Circuit	Gain (Vout/Vin)
High-Pass	Active	C	$\frac{R}{\sqrt{R^2 + X_C^2}} = 1$

Where

Transfer function of 1st order low pass filter

$H(s) = \frac{\omega_{\rm C}}{s + \omega_{\rm C}}$	(32)
Transfer function of 1st order high pass filter	

$$H(s) = \frac{s}{s + \omega_{\rm C}}$$
(33)

Cutoff frequency

$$f_{\rm C} = \frac{1}{2\pi RC}$$
(34)
$$\omega_{\rm C} = 2\pi f_{\rm C}$$
(35)

Capacitive reactance

$$X_{\rm C} = \frac{1}{2\pi f C}$$

Table 6. Second order filters.

Filter Type	Active/Passive	Circuit	Gain (Vout/Vin)
Low-Pass	Passive	R1 R2	$\left(\frac{1}{2}\right)^n$ where n is the number
High-Pass	Passive	C1 C2 C1 C2 C1 C2 C1 C2 C2	$(\sqrt{2})$ of stages

(36)

System Design



Where

Transfer function of 2nd order low pass filter

$$H(s) = \frac{\omega_{\rm C}^2}{s^2 + 2\omega_{\rm C}s + \omega_{\rm C}^2}$$
(37)

Transfer function of 2nd order high pass filter

$$H(s) = \frac{s^2}{s^2 + 2\omega_{\rm C}s + \omega_{\rm C}^2}$$
(38)

Cutoff frequency (same capacitor and resistor values)

$$f_{\rm C} = \frac{1}{2\pi R C}$$
(39)
$$\omega_{\rm C} = 2\pi f_{\rm C}$$
(40)

Cutoff frequency (different capacitor and resistor values)

$f_{C} = \frac{1}{2\pi\sqrt{R_{1}R_{2}C_{1}C_{2}}}$	(41)
$2\pi\sqrt{\kappa_1\kappa_2}$	

$$\omega_{\rm C} = 2\pi f_{\rm C} \tag{42}$$

Notes

Controllers

- Linear PID
 - Linear Pl •
- Nonlinear PID
 - 2P2Z •
 - 3P3Z •
- Direct form controllers
 - Notes •



Linear PID

Linear Proportional Integral Derivative (PID) controllers calculate an error value, e(t), based on the set point and the process variable, and apply a correction based on a proportional, integral, and derivative term. A PID controller is a particular case of a **2P2Z** controller, where A1 = -1 and A2 = 0.

Term	Description	Component
Proportional	The proportional component depends only on the difference between the setpoint and the process variable	$u(t) = K_{p}e(t)$
Integral	The integral component sums the error term over time, giving a complete controller error history up to the present time. This effectively causes an increase over time unless the error is zero, so the effect is to drive the steady-state error to zero.	$u(t) = K_i \int_0^t e(\tau) d\tau$
Derivative	The differential component causes the output to decrease if the process variable is increasing rapidly. The derivative response is proportional to the rate of change of the process variable.	$u(t) = K_{d} \frac{de(t)}{dt}$

Proportional:

Where

e(t) = error value

K_p = proportional gain

 K_i = integral gain

 K_d = derivative gain

Parallel Linear PID



Figure 8. Parallel form linear PID controller.

Where

r = input

- y = feedback
- e = error

u = output

K_p = proportional gain

 $K_i = integral \ gain$

 K_d = derivative gain

Series Linear PID



Figure 9. Series form of linear PID controller.

Where

e = error

u = output

K_p = proportional gain

 $K_i = integral \ gain$

 K_d = derivative gain

PID equation

Control law for PID

$$u(t) = K_{p}e(t) + K_{i}\int_{0}^{t}e(\tau)d\tau + K_{d}\frac{de(t)}{dt}$$

Where

K_p = proportional gain

K_d = derivative gain



Figure 10. PID control action.

Linear PI

Linear proportional integral controllers are like linear PID controllers, but only have two tuning parameters, a proportional term and an integral term.

Equation

Control law for linear PI

$$u(t) = u_{bias} + K_p e(t) + K_i \int_0^t e(t) dt$$

Where

u_{bias} = controller bias set by the error when the controller is switched from manual to automatic mode

K_p = proportional gain

 $K_i = integral \ gain$

e(t) = error value

(44)

Nonlinear PID

A nonlinear proportional integral derivative (Nonlinear PID) controller utilizes a power function to implement the control law. The NLPID is an adaptation of the linear PID in which a non-linear law based on a power function is placed in series with each path.



Figure 11. Nonlinear PID input architecture.

Tuning parameter

Each nonlinear block shapes the servo error according to a power function law in which the normalized input (the servo error) is raised to the power of an adjustable tuning parameter, α . The tuning parameter determines the degree and direction of the gain shape.



Figure 12. Nonlinear control law input-output plot.

Table 7. Tuning parameter effect on the gain shape.

Parameter	Value	Effect
α _p	< 1	Smaller gain as error is large, not sensitive to small error.
α _p	>1	Higher gain when error is large, higher gain when error is small and by that more sensitive to small changes.
α	-1 < α _i < 0	Solves integral windup problem by reducing the integral action when error is large.
α _d	α _d > 1	Makes the differential gain small when the error is small which results in less sensitivity to noise.

To prevent undesired results, the solution is to define an input range covering the origin over which the gain is held constant. The gain in this region is chosen to ensure that linear and nonlinear curves intersect precisely at their boundaries, resulting in a smooth, glitch-free transition from one region to the other.

Equations

Nonlinear control law

$v(x, \alpha, \delta) = $	$ \mathbf{x} ^{\alpha}$ sign(x),	when $ \mathbf{x} \geq \delta$	(45)
y (1, 0, 0)	$\left(\delta^{\alpha-1}x\right)$,	when $ \mathbf{x} < \delta$	(10)

Proportional error expression

$e_p = e$	(46)
Integral error expression	
$e_i = edt$	(47)
Derivative error expression	
$e_d = \frac{d}{dt}e$	(48)

Reconstructed nonlinear control law

$$u = \ K_p y \Big(e_p, \ \alpha_p, \ \delta_p \Big) + \ K_i y (e_i, \ \alpha_i, \ \delta_i) + K_d y (e_d, \ \alpha_d, \ \delta_d)$$

Where

x = input

у	=	output
---	---	--------

- α = tuning parameter
- δ = logarithmic decrement
- K = controller gain

(49)

Figure 13 shows the linear and nonlinear regions for a tuning parameter less than one. Notice that the linear gain is independent of the input x, so it does not need to be computed each time the controller runs. The linear gain is fixed for each path and needs to only be recomputed when either of the nonlinear parameters in that path is adjusted.



Figure 13. Nonlinear PID linearized region.

2P2Z

The 2-Pole/2-Zero (2P2Z) compensator is a filter which introduces a specific gain and phase boost into the system considering two poles and two zeros.



Figure 14. Phase and gain characteristics of a 2P2Z compensator.

Equation

Transfer function of 2P2Z compensator

$$H_{c}(s) = K_{DC} \frac{\omega_{p0}}{s} \frac{\left(1 + \frac{s}{w_{z1}}\right)}{\left(1 + \frac{s}{w_{P2}}\right)}$$
(50)

3P3Z

The 3-Pole/3-Zero (3P3Z) compensator is a filter that introduces a specific gain and phase boost into the system considering three poles and three zeros.



Figure 15. Phase and gain characteristics of a 3P3Z compensator.

Equation

Transfer function of 3P3Z compensator

$$H_{c}(s) = K_{DC} \frac{\omega_{p0}}{s} \frac{\left(1 + \frac{s}{w_{z1}}\right)\left(1 + \frac{s}{w_{z2}}\right)}{\left(1 + \frac{s}{w_{P2}}\right)\left(1 + \frac{s}{w_{P3}}\right)}$$

(51)

Direct form controllers

DF11

The first order direct form 1 (DF11) compensator implements a first order, or "simple lag" type frequency response.



Figure 16. Representation of DF11.

Equations

General form of discrete time first order transfer function

$$F(z) = \frac{b_0 + b_1 z^{-1}}{1 + a_1 z^{-1}}$$
(52)

Difference equation

 $u(k) = b_0 e(k) + b_1 e(k-1) - a_1 u(k-1)$

(53)

DF13

ti.com

The third order direct form 1 (DF13) compensator is a common type of discrete control structure used to implement a control law of dynamical system model specified either as a pole-zero set, or as a rational polynomial in z (a discrete time transfer function). The DF13 controller uses two, three-element delay lines to store previous input and output data required to compute u(k).



Figure 17. Representation of DF13.

Equations

General form of a third order transfer function

$$F(z) = \frac{b_0 + b_1 z^{-1} + b_2 z^{-2} + b_3 z^{-3}}{1 + a_1 z^{-1} + a_2 z^{-2} + a_3 z^{-3}}$$
(54)

Difference equation

$$u(k) = b_0 e(k) + b_1 e(k-1) + b_2 e(k-2) + b_3 (k-3) - a_1 u(k-1) - a_2 u(k-2) - a_3 u(k-3)$$
(55)

DF22

The second order direct form 2 (DF22) compensator is sometimes referred to as a "bi-quad" filter, and is commonly used in a cascaded chain to build up digital filters of higher order.



33

Figure 18. Representation of DF22.

Equations

Transfer function of second order discrete time compensator

$$F(z) = \frac{b_0 + b_1 z^{-1} + b_2 z^{-2}}{1 + a_1 z^{-1} + a_2 z^{-2}}$$

Difference Equation

$$u(k) = b_0 e(k) + b_1 e(k-1) + b_2 e(k-2) - a_1 u(k-1) - a_2 u(k-2)$$

Real-Time Control Reference Guide

(57)

(56)

DF23

The third order direct form 2 (DF23) compensator is similar in all respects to the DF22 compensator.



Figure 19. Representation of DF23.

Equation

Control law equation

 $u(k) = b_0e(k) + b_1e(k-1) + b_2e(k-2) + b_3(k-3) - a_1u(k-1) - a_2u(k-2) - a_3u(k-3)$

(58)

Notes


ADC definitions

Resolution = n	The number of bits used to quantify the input
Number of codes = 2 ⁿ	The number of output code combinations
Full-scale range input = FSR	Sets the converter input range and the LSB voltage
LSB = FSR / 2^n	The voltage step size of each LSB
Full-scale input voltage = $(2^n - 1) \bullet 1$ LSB	Full-scale input voltage of the analog-to-digital converter (ADC)
Full-scale output code = $2^n - 1$	Largest code that can be read
Transfer function: Output Code = FLOOR [VIN / (FSR/2 ⁿ)]	Relationship between input voltage and output code



Figure 20. ADC transfer function.

ADC resolution

ADC resolution for unipolar



Figure 21. ADC full-scale range (FSR) unipolar.

Full-scale range (FSR) unipolar equations

Full Scale Range

 $FSR = V_{REFHI} - V_{REFLO}$

One Least Significant Bit

$$1LSB = \frac{FSR}{2^n}$$

Where

FSR = full-scale range

PGA = PGA gain

1LSB = one least significant bit or resolution of the data converter

n = resolution number of bits

VREF = reference voltage

Example calculation for the circuit above

$$1LSB = \frac{FSR}{2^N} = \frac{2.5 \text{ V}}{2^{12}} = 610.35 \text{ }\mu\text{V}$$

ADC resolution for differential signals



Figure 22. ADC full-scale range (FSR) differential.

Where

FSR = full-scale range

1LSB = one least significant bit or resolution of the data converter

n = resolution number of bits

 V_{REFHI} = reference voltage high

V_{REFLO} = reference voltage low

(59)

(60)

Resolution voltage vs. full-scale range

Table 8. LSB voltage vs. resolution and reference voltage.

Resolution	FSR (Full-Scale Range)		
	2.5 V	3V	3.3V
8	9.67 mV	11.7 mV	12.9 mV
10	2.44 mV	2.93 mV	3.222 mV
12	610 μV	732 μV	806 µV
14	152.5 μV	183 µV	201 µV
16	38.14 μV	45.77 μV	50.35 μV
18	9.53 µV	11.44 µV	12.58 μV
20	2.384 μV	2.861 μV	3.147 μV
22	596 nV	715 nV	787 nV
24	149 nV	179 nV	196 nV

Quantization error of ADC



Figure 23. Quantization error of an ADC converter.

Quantization error

The error introduced as a result of the quantization process. The amount of this error is a function of the resolution of the converter. The quantization error of an ADC converter is $\frac{1}{2}$ LSB. The quantization error signal is the difference between the actual voltage applied and the ADC output (Figure 23). The RMS of the quantization signal is RMSNoise = $\frac{1 \text{ LSB}}{\sqrt{12}}$.

Signal-to-noise ratio (SNR) from quantization noise only

$$MaxRMSSignal = \frac{FSR/2}{\sqrt{2}} = \frac{1 LSB \times 2^{N-1}}{\sqrt{2}}$$
(61)

RMSNoise = $\frac{1 \text{ LSB}}{\sqrt{12}}$

$$SNR = \frac{MaxRMSSignal}{RMSNoise} = \frac{1 LSB \times 2^{N-1} / \sqrt{2}}{1 LSB / \sqrt{12}} = 2^{N-1} \sqrt{6}$$
(63)

(62)

(64)

(65)

(66)

$SNR(dB) = 20log(SNR) = [20log(2)]N + 20log\left(\frac{\sqrt{6}}{2}\right)$	-))
---	----	---

$SNR(dB) \approx$	6.02N	+	1.76
Difficub)	0.0211		1.70

Where

FSR = full-scale range of the ADC converter

 $1LSB = the voltage of 1LSB, VREF/2^n$

N = the resolution of the ADC converter

MaxRMSSignal = the RMS equivalent of the ADC's full-scale input

RMSNoise = the RMS noise from quantization

SNR = the ratio of RMS signal to RMS noise

Example

What is the SNR for an 8-bit ADC converter with 5 V reference, assuming only quantization noise?

Answer

$SNR = 2^{N-1}\sqrt{6} = 2^{8-1}\sqrt{6} = 314$			
---	--	--	--

SNR(dB) = 20log(314)

SNR(dB) = 6.02(8) + 1.76 = 49.9 dB

Total harmonic distortion (THD)

Total harmonic distortion (VRMS)

$$THD(\%) = \left(\frac{RMSDistortion}{MaxRMSSignal}\right) \times 100 = \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + \ldots + V_n^2}}{V_1} \times 100$$

$$THD(dB) = 20log\left(\frac{RMSDistortion}{MaxRMSSignal}\right)$$
(67)
(68)

Where

THD = Total Harmonic Distortion, the ratio of the RMS distortion to the RMS signal

RMSDistortion = the RMS sum of all harmonic components

MaxRMSSignal = the RMS value of the input signal

V1 = the fundamental, generally the input signal

V2, V3, V4, ... Vn = harmonics of the fundamental

(69)



Figure 24. Fundamental and harmonics in VRMS.

Total harmonic distortion (dBc)

THD(dBc) =
$$10\log\left[10\left(\frac{D_2}{10}\right) + 10\left(\frac{D_3}{10}\right) + 10\left(\frac{D_4}{10}\right) + ... + 10\left(\frac{D_n}{10}\right)\right]$$

Where

THD = Total Harmonic Distortion. The ratio of the RMS distortion to the RMS signal.

D1 = the fundamental, generally the input signal. This is normalized to 0 dBc.

D2, D3, D4, ... Dn = harmonics of the fundamental measured relative to the fundamental



Figure 25. Fundamental and harmonics in dBc.

Example

Determine THD for the example above.

Answer

THD (dBc) =
$$10 \log \left[10^{\left(\frac{-92}{10}\right)} + 10^{\left(\frac{-75}{10}\right)} + 10^{\left(\frac{-95}{10}\right)} + \dots + 10^{\left(\frac{-110}{10}\right)} \right]$$

THD(dBc) = -74.76 dB

AC signals

Signal-to-Noise and Distortion (SINAD)

$$SINAD(dB) = 20\log\left(\frac{MaxRMSSignal}{\sqrt{RMSNoise^{2} + RMSDistortion^{2}}}\right)$$

$$SINAD(dB) = -20\log\left(\sqrt{10\left(\frac{-SNR(dB)}{10}\right) + 10\left(\frac{THD(dB)}{10}\right)}\right)$$
(70)
(71)

Effective Number of Bits (ENOB)

$$ENOB = \frac{SINAD(dB) - 1.76dB}{6.02}$$
(72)

Where

MaxRMSSignal = the RMS equivalent of the ADC's full-scale input

RMSNoise = the RMS noise integrated across the ADC converters

RMSDistortion = the RMS sum of all harmonic components

SINAD = the ratio of the full-scale signal-to-noise ratio and distortion

THD = Total harmonic distortion. The ratio of the RMS distortion to the RMS signal.

SNR = the ratio of RMS signal to RMS noise

Example

Calculate the SNR, THD, SINAD and ENOB given the following information:

 $MaxRMSSignal = 1.76V_{RMS}$

VRMS RMSDistortion = 50 μ V_{RMS}

RMSNoise = $100 \mu V_{RMS}$

Answer

SNR(dB) =
$$20\log\left(\frac{1.76 V_{RMS}}{100 \mu V_{RMS}}\right) = 84.9 \text{ dB}$$

THD(dB) = $20\log\left(\frac{50 \mu V_{RMS}}{100 \mu V_{RMS}}\right) = -90.9 \text{ dB}$

$$SINAD(dB) = 20 \log \left(\frac{1.76 V_{RMS}}{\sqrt{(100 \ \mu V_{RMS})^2 + (50 \ \mu V_{RMS})^2}} \right) = 83.9 \ dB$$
$$SINAD(dB) = -20 \log \left(\sqrt{10 \left(\frac{-84.9 \ dB}{10} \right) + 10 \left(\frac{-90.9 \ dB}{10} \right)} \right) = 83.9 \ dB$$
$$ENOB = \frac{83.9 \ dB - 1.76 \ dB}{6.02} = 13.65$$

DC signals

NoiseFreeResolution = $\log_2\left(\frac{2^N}{\text{PeaktoPeakNoiseinLSB}}\right)$	(73)
EffectiveResolution = $\log_2\left(\frac{2^N}{\text{rmsNoiseLSB}}\right)$	(74)
PeaktoPeakNoiseinLSB $\approx 6.6 \times \text{rmsNoiseLSB}$	(75)
EffectiveResolution \approx NoiseFreeResolution + 2.7	(76)

Note

The maximum effective resolution is never greater than the ADC resolution. For example, a 24-bit converter cannot have an effective resolution greater than 24 bits.

Example

What is the noise-free resolution and effective resolution for a 24-bit converter assuming the peak-to-peak noise is 7 LSBs?

Answer

NoiseFreeResolution =
$$\log_2\left(\frac{2^{24}}{7}\right) = 21.2$$

EffectiveResolution = $\log_2\left(\frac{2^{24}}{\frac{7}{6.6}}\right) = 23.9$

EffectiveResolution = 21.2 + 2.7 = 23.9

Settling time and conversion accuracy





Figure 26. Settling time and conversion accuracy.

Table 9. Conversion accuracy achieved after a specified time.

Settling Time in Time Constants (N _{TC})	Accuracy in Bits (N)	Settling Time in Time Constants (N _{TC})	Accuracy in Bits
1	1.44	10	14.43
2	2.89	11	15.87
3	4.33	12	17.31
4	5.77	13	18.76
5	7.21	14	20.20
6	8.66	15	21.64
7	10.10	16	23.08
8	11.54	17	24.53
9	12.98	18	25.97

Where

N = the number of bits of accuracy the RC circuit has settled to after N_{TC} number of time constants

 N_{TC} = the number of RC time constants. Where one time constant equals R·C.

	Note
For a FSR step. For single-ended input ADC with no	PGA front end, FSR (full-scale range) = V _{REF} .

Table 10. Time required to settle to a specified conversion accuracy.

Settling Time in Time Constants (N _{TC})	Accuracy in Bits (N)	Settling Time in Time Constants (N _{TC})	Accuracy in Bits
8	5.5	17	11.78
9	6.24	18	12.48
10	6.93	19	13.17
11	7.62	20	13.86
12	8.32	21	14.56
13	9.01	22	15.25
14	9.70	23	15.94
15	10.40	24	16.64
16	11.04	25	17.33

Where

 N_{TC} = the number of time constants required to achieve N bits of settling. Where one time constant equals R·C.

N = the number of bits of accuracy

Note

For a FSR step. For single-ended input ADC with no PGA front end, FSR (full-scale range) = V_{REF} .

ADC system noise



Figure 27. ADC noise.

$$V_{\text{FSR}_{\text{RMS}}} = \frac{V_{\text{FSR}} \times 0.707}{2}$$

$$SNR_{\text{ADC}} = 20 \times \log\left(\frac{V_{\text{FSR}_{\text{RMS}}}}{V}\right)$$
(78)

$$V_{nADC} = \frac{V_{FSR_RMS}}{10\left(\frac{SNR_{ADC}}{20}\right)}$$
(79)

$$V_{nT} = \sqrt{\left(V_{nADC}\right)^2 + \left(V_{nAmp}\right)^2 + \left(V_{nRef}\right)^2}$$
(80)

Where

VFSR = the ADC full scale range from the data sheet

 $V_{FSR_{RMS}}$ = This finds the maximum RMS amplitude of a sine wave applied to an ADC. Dividing the ADC full scale range by 2 converts peak-to-peak to peak. Multiplying by 0.707 converts to RMS.

SNR_{ADC} = Data converter signal to noise ratio specification from data sheet

 V_{nADC} = Noise in volts RMS derived from the SNR equation. Converting noise to volts allows it to be combined with amplifier and reference noise.

V_{nAmp} = Amplifier noise in volts RMS calculated or simulated using data sheet parameters

V_{nRef} = Reference noise in volts RMS calculated or simulated using data sheet parameters

 V_{nT} = Total noise in volts RMS calculated by combining ADC, amplifier, and reference noise

Notes

Comparator

- Basic operation •
- Offset and hysteresis
 - Propagation delay
 - Notes •



Basic operation

Table 11 gives the expected behavior of the comparator output based on the state of the inputs.



Figure 28. Comparator diagram.

Table 11. Comparator inputs to output.

Inputs Condition	Output
IN+ > IN-	HIGH (V+)
IN+ = IN-	Indeterminate(chatters - see Hysteresis)
IN+ < IN-	LOW (V-)

Offset and hysteresis

The basic comparator will have an offset error that is the internal offset between the V_{IN} + and V_{IN} - inputs. This error term needs to be added to the ideal threshold voltage to determine when the comparator output will change vs a change in its inputs.

The basic comparator configuration may also oscillate or produce noisy "chatter" output if the applied differential input voltage is near the comparator's offset voltage. This usually occurs when the input signal is moving very slowly across the switching threshold of the comparator.

This problem can be prevented by the addition of hysteresis or positive feedback. The hysteresis transfer curve is shown in **Figure 29**. This curve is a function of three components: V_{TH} , V_{OFF} , V_{HYST} .



Figure 29. Comparator hysteresis.

Where:

- V_{TH} = the actual set voltage or threshold trip voltage
- V_{OFF} = internal offset voltage between V_{IN}+ and V_{IN}-. This voltage is added to V_{TH} to form the actual trip point at which the comparator must respond to change output states
- V_{HYST} = the hysteresis (or trip window) that is designed to reduce comparator sensitivity to noise.

Propagation delay

There is a delay between when the input crosses the reference voltage and the output responds. This is called the propagation delay. Propagation delay can be different based on the rate of change of the inputs. Propagation is most accurately measured by using input signals with a fast ramp such as a digital or square wave.



Figure 30. Comparator input to output switching delay.

No

otes	

Processing

- Data representation •
- Central processing unit
 - Memory •
- Direct memory access (DMA)
 - Interrupts •
- Co-processors and accelerators
 - Notes •



Data representation

Table 12. Primitive data types.

Туре	Default	Size
Boolean	False	1 bit
Byte	0	8 bits
Char	\u000	16 bits
Short	0	16 bits
Int	0	32 bits
Long	0	64 bits
Float	0.0f	32 bits
Double	0.0d	64 bits

Note

Not all CPU architectures use the same bit counts to represent primitive data.

For example, C2000 has a 16-bit architecture and does not support 8-bit types. For a list of data types supported by C2000 devices, see the *TMS320C28x Optimizing C/C++ Compiler v21.6.0.LTS*.

Note	
The size of data pointers depends on the architecture.	

Table 13. Multiplier prefixes and abbreviations.

Multiplier	Prefix	Abbreviation
10 ⁹	Giga	G
10 ⁶	Mega	М
10 ³	Kilo	k
10 ⁻³	Milli	m
10 ⁻⁶	Micro	u
10 ⁻⁹	Nano	n
10 ⁻¹²	Pico	p
10 ⁻¹⁵	Femto	f

Table 14. ASCII table.

Binary	Oct	Dec	Hex	Chr
0100000	040	32	20	Space
0100001	041	33	21	!
0100010	042	34	22	П
0100011	043	35	23	#
0100100	044	36	24	\$
0100101	045	37	25	%
0100110	046	38	26	&
0100111	047	39	27	I
0101000	050	40	28	(

Processing

Binary	Oct	Dec	Hex	Chr
0101001	051	41	29)
0101010	052	42	2A	*
0101011	053	43	2B	+
0101100	054	44	2C	,
0101101	055	45	2D	-
0101110	056	46	2E	
0101111	057	47	2F	/
0110000	060	48	30	0
0110001	061	49	31	1
0110010	062	50	32	2
0110011	063	51	33	3
0110100	064	52	34	4
0110101	065	53	35	5
0110110	066	54	36	6
0110111	067	55	37	7
0111000	070	56	38	8
0111001	071	57	39	9
0111010	072	58	3A	:
0111011	073	59	3B	, ,
0111100	074	60	3C	<
0111101	075	61	3D	=
0111110	076	62	3E	>
0111111	077	63	3F	?
1000000	100	64	40	@
1000001	101	65	41	А
1000010	102	66	42	В
1000011	103	67	43	С
1000100	104	68	44	D
1000101	105	69	45	E
1000110	106	70	46	F
1000111	107	71	47	G
1001000	110	72	48	Н
1001001	111	73	49	I
1001010	112	74	4A	J
1001011	113	75	4B	К
1001100	114	76	4C	L
1001101	115	77	4D	М
1001110	116	78	4E	Ν
1001111	117	79	4F	0
1010000	120	80	50	Р
1010001	121	81	51	Q
1010010	122	82	52	R
1010011	123	83	53	S
1010100	124	84	54	Т
1010101	125	85	55	U
1010110	126	86	56	V
1010111	127	87	57	W

Processing

Binary	Oct	Dec	Hex	Chr
1011000	130	88	58	Х
1011001	131	89	59	Y
1011010	132	90	5A	Z
1011011	133	91	5B]
1011100	134	92	5C	\
1011101	135	93	5D]
1011110	136	94	5E	٨
1011111	137	95	5F	_
1100000	140	96	60	× •
1100001	141	97	61	а
1100010	142	98	62	b
1100011	143	99	63	С
1100100	144	100	64	d
1100101	145	101	65	е
1100110	146	102	66	f
1100111	147	103	67	g
1101000	150	104	68	h
1101001	151	105	69	i
1101010	152	106	6A	j
1101011	153	107	6B	k
1101100	154	108	6C	I
1101101	155	109	6D	m
1101110	156	110	6E	n
1101111	157	111	6F	0
1110000	160	112	70	р
1110001	161	113	71	q
1110010	162	114	72	r
1110011	163	115	73	S
1110100	164	116	74	t
1110101	165	117	75	u
1110110	166	118	76	V
1110111	167	119	77	W
1111000	170	120	78	Х
1111001	171	121	79	У
1111010	172	122	7A	Z
1111011	173	123	7B	{
1111100	174	124	7C	
1111101	175	125	7D	}
1111110	176	126	7E	~

CPU basics

A CPU executes all of the instructions within a program. The design of a CPU cannot be altered once it has been manufactured. A CPU's performance is based on many factors and often times requires a benchmark analysis to properly be evaluated. Multiple specifications need to be evaluated together to properly determine a CPU's performance such as the ones defined below.

Definitions:

- Clock Frequency/Speed: A measure of the number of cycles the CPU executes per second (usually specified in megahertz (MHz) or gigahertz (GHz)).
- **Cycle:** The amount of time of a singular clock pulse (inverse of the clock speed). Different CPU designs handle instructions differently. Some instructions may require multiple cycles while others may be executed in less than a cycle.
- MIPS: Maximum number of instructions that can be executed every cycle.
- MFLOP: Maximum number of floating point operations that can be executed every cycle.

CPU pipeline

A CPU pipeline describes the different processing elements that need to be completed either in parallel or sequential order by the different stages of instruction execution. This is embedded in the design of the CPU. During the CPU design, the goal is to optimize the performance of this pipeline by always keeping the different stages busy. The more parallelism there is within the CPU's pipeline the more availability there is to perform multiple instructions at a time. A common set of stages includes:

- Instruction Fetch
- Instruction Decode
- Execution
- Memory Access
- Write Back

Characteristics of a real-time processor

Table 15 contains key characteristics that determine how good a processor is at performing a real-time control task. The term "fast" is used as a relative term to indicate the best performance possible. The execution speed of a complex task is determined by the number of CPU cycles needed to complete the constituent operations.

Table	15. Real-time	control	processor -	characteristics.
Tubio		00//10/0/	p10000001	0110100101101100.

Characteristic	Description
Fast at performing math operations	Math operations: MUL, ADD, SUB
Fast at trigonometric operations	Trigonometric operations: SIN, COS, ATAN, DIV
Fast at saturation operations	Saturation operations check for out of bounds conditions and if detected the value is clamped or saturated
Contains deterministic execution	A real-time control application has a fixed amount of time to execute algorithms, and if the time taken to perform the algorithms is deterministic (or known) it is easier to budget the available MIPS

Characteristic	Description
Fast access to peripheral registers	For example, reading sensor inputs (example: ADC) and writing to output registers (example: EPWM)
Fast Interrupt Response	The processor needs to respond to periodic interrupt events with low latency to satisfy real time deadlines
Floating-point operation capability	Floating-point operations are generally easier to use which make the control algorithms more robust
32-bit and 64-bit data precision	A processor that can be scaled in precision based on the application is ideal
Multicore Support	Having dual cores or more helps increase the amount of tasks that are executed given a specified amount of time

Signal chain

A signal chain is an important part in evaluating a CPU's performance as it encompasses all of the key components for task operation. Below are the different actions that comprise a signal chain.

- Latch or Respond to Interrupt The trigger event is latched by hardware which in many real-time control applications triggers ADC sampling upon which interrupt occurs and CPU responds to the interrupt by entering the ISR.
- · Context Save The CPU stores the state of the current process it is doing
- Read Peripheral or Sensor The CPU has to read the value that has been acquired by a peripheral or sensor*
- Execute the control algorithm Most of the time within an interrupt will be consumed by the control algorithm since this tends to be the most math intensive portion and requires lots of CPU cycles
- Write the output value Once the output is calculated it is typically written to a control peripheral*

* = Efficiency in reading or writing to peripherals is a key aspect of a real-time processor. The bus architecture of a device can influence how quickly the CPU can read/write peripherals and can impact processing times as typically control loops will involve reading from and writing to peripherals.



Figure 31. Signal chain.

Memory

An important aspect to any real-time control microcontroller is the memory. Various memory types are described within **Table 16**. There are many addressability options as well. Some processors have byte addressable memory while others may have word addressability. Addressability is the smallest unit of content in memory that can be accessed by the CPU. The industry standard for 8-bit addressability is referred to as byte addressable. In contrast, word addressable refers to anything that is not byte addressable. Additionally, some processors might have different word sizes for different tasks.

Table 16. Memory types.

Туре	Description
FLASH	Flash is a type of nonvolatile memory (NVM). Flash is erased in units called sectors (or blocks) and writes content (data or code) at the word level. A wait-state is a delay experienced by the CPU when accessing a slower memory or interface. Content stored in Flash is not erased after a microcontroller is powered down.
Random Access Memory (RAM)	RAM is used to store data and other results that are created while a microcontroller is at work. Content stored in RAM is erased after the microcontroller is powered down.
Read Only Memory (ROM)	ROM contains specialized tasks that will never change.
CACHE	Cache is smaller, faster memory, located closer to a processor core, which stores copies of the content from frequently used main memory locations. Usually, processors have many levels of cache memory. The cache provides content storage and instructions to prevent the CPU from waiting for content to be retrieved from RAM. Typically, a processesor that runs from cache needs to run at least 2x MHz faster than a processor using a tightly coupled memory system. There can be unpredictable delays when content from cache is refreshed.
Tightly Coupled Memory (TCM)	TCM is memory that is stored on-chip and never cached. This is useful for running code but more importantly to store critical content and as stack space.

Direct memory access (DMA)

Direct Memory Access (DMA) is a feature that allows subsystems or peripherals to access RAM without intervention of the CPU. This is a helpful feature for real-time control applications since it allows the CPU to work on other tasks of the control algorithm, while the DMA transfers data between address locations (both memory and register). The DMA is not always restricted between RAM and other subsystems, but rather can be utilized from memory to memory. A DMA transfer can be started by a peripheral or a software trigger. This capability increases data throughput and allows for a more efficient use of interrupts.



Figure 32. Direct memory access.

Interrupts

An interrupt is a response by the processor to an event that needs attention. The processor executes instructions that are defined within the interrupt service routine (ISR) as soon as is capable, and then goes back to normal operational tasks. Unlike idle loops where code waits for an event to occur, interrupts provide the opportunity to have non-idle code loops that execute based on the CPU's availability and priority of tasks.



Figure 33. CPU interrupt flow.

Interrupt latency is an important factor in understanding the response time of a real-time system. The typical method by which interrupt latency of a system is assessed is the number of cycles it takes for the hardware to respond to an interrupt and branch to the interrupt vector (hardware latch and respond). However, in a real-time application this is only part of the response.

Co-processors and accelerators

Co-Processors

For optimized performance co-processors and accelerators are helpful. A co-processor is used to supplement the functions performed by the main CPU. This creates a model in which multi-threading is utilized. Tasks can be divided across the CPUs depending on the functions to be implemented.

Accelerators

Accelerators are intended to help the CPU perform certain tasks more efficiently by extending the capabilities of a CPU through registers and instructions. The added efficiency can often times remove the need of additional co-processors. Some common accelerators are presented below:

- **Trigonometric Math Unit:** Accelerates several specific trigonometric math operations like sine, cosine, arc tangent, divide, and square root.
- **Cryptographic Unit:** Accelerates encryption algorithms such as the data encryption standard (DES) symmetric encryption algorithm and the advanced encryption system (AES) symmetric encryption algorithm.
- Floating-Point Unit: Provides floating-point math support which alleviates scaling and saturation concerns.
- Complex Math Unit: Accelerates math operations like add, subtract, and multiply.

No

otes	

Encoders

- Encoder definitions •
- Types of encoders •
- Description of encoders •
- Absolute Vs incremental encoders
 - Notes •



Encoder definitions

Resolution	The number of measuring segments or units in one revolution of an encoder shaft or 1 in/mm of a linear scale. Encoder resolution is commonly measured in pulses per revolution (PPR) or lines per revolution (LPR) for incremental encoders. For Absolute encoders it is measured in bits, for example a 12-bit Absolute encoder has resolution of 2^{12} = 4096 counts per revolution.
Speed	Maximum speed at which the device can rotate without sustaining physical damage, often defined as revolutions per minute (RPM).
Positional Accuracy	It is the maximum error of a reading, in arc seconds. One degree is 3600 arc seconds.
Absolute Encoder Codes	Binary, BCD or Gray format.
Incremental Encoder Signal Types	Quadrature - Refers to A and B channels that are 90° out of phase.Single Channel - Unidirectional allowing one count per physical line.Pulse & Direction - Direction channel may be combined with single-channel counting or muliple- channel counting with quadrature.
Encoder output	The type of electrical signal that will be produced: Digital Square Wave, Analog Voltage, Analog Current, Serial (RS232, RS422, and so forth.), Parallel (GPIB), Serial Synchronous Interface (SSI), Ethernet, CANbus, and so forth.

Types of encoders

Position Encoders are used to obtain position, direction and speed information from machines in order to determine the mechanical position of an object. This mechanical position is an "absolute position". They may also be used to determine a change in position between the encoder and object as well. The change in position in relation to the object and encoder would be an incremental change. Position Encoders are widely used in the industrial arena for sensing the position of tooling and multi-axis positioning. There are many different types of encoders, but they basically fall into four main sensing techniques. Those being:

- Mechanical
- Magnetic
- Optical
- Electromagnetic

Within those categories, there are two differing encoder measurement types:

- Absolute
- Incremental (some incremental encoders are classified as quadrature encoders)

An encoder with an optical sensing type interprets data in pulses of light which can then be used to determine such things as position, direction and velocity. The shaft rotates a disc with opaque segments that represent a particular pattern. These encoders can determine the movement of an object for "rotary" or "shaft" applications while determining exact position in "linear" functions. This encoder sensing technique can be used in various applications such as printers, CNC milling machines and robotics.

Description of encoders

Linear encoders

The Linear Encoder uses a transducer to measure the linear distance between two points. These encoders can use a rod or a cable that is run between the encoder transducer and the object that will be measured for movement. As the object moves, the transducer's data collected from the rod or cable creates an output signal that is linear to the object's movement. As the distance is measured, the Linear Encoder uses this information to determine the position of the object.

An example of where a linear encoder may be used is for a CNC milling machine where precise movement measurements are required for accuracy in manufacturing. Linear Encoders can be "Absolute" or "Incremental".

Rotary encoders

A Rotary encoder collects data and provides feedback based on the rotation of an object or in other words, a rotating device. Rotary Encoders are sometimes called "Shaft Encoders". This encoder type can convert an object's angular position or motion based on the rotation of the shaft, depending on the measurement type used.

"Absolute Rotary Encoders" can measure "angular" positions while "Incremental Rotary Encoders" can measure things such as distance, speed and position.

Rotary Encoders are employed in a wide variety of application areas such as computer input device like mice and trackballs as well as robotics.

Position encoders

A Position Encoder is used to determine the mechanical position of an object. This mechanical position is an "absolute position". They may also be used to determine a change in position between the encoder and object as well. The change in position in relation to the object and encoder would be an incremental change.

Position Encoders are widely used in the industrial arena for sensing the position of tooling and multi-axis positioning.

Optical encoders

An Optical Encoder interprets data in pulses of light which can then be used to determine such things as position, direction and velocity. The shaft rotates a disc with opaque segments that represent a particular pattern. These encoders can determine the movement of an object for "rotary" or "shaft" applications while determining exact position in "linear" functions. Optical encoders are used in various applications such as printers, CNC milling machines and robotics.

Absolute Vs incremental encoders

To demonstrate the difference between Absolute and Incremental Encoders we will use the Rotary Encoder type as an example.

Absolute rotary encoders

Absolute rotary encoders are capable of providing unique position values from the moment they are switched on. This is accomplished by scanning the position of a coded element. Each position in these systems correspond to a unique code. The number of codes, n, per revolution corresponds to the resolution or 2ⁿ unique positions.

- Multiple Interface Options: Analog, Ethernet, Fieldbus, Parallel, Serial
- Singleturn and Multiturn Revolution
- Optical, Mechanical, Magnetic, and Electromagnetic Measuring Principles

Incremental encoders

Incremental encoders generate a pulse train output signal each time the shaft rotates. The number of pulses per revolution defines the resolution of the device, the number of pulses indicates the change in angle, the frequency of pulses is proportional to the rate of position change, and the phase indicates the direction of movement. Each time the encoder is powered on it begins counting from zero, regardless of where the shaft is. Initial homing to a reference point, often called an index or Z signal, is therefore inevitable in all positioning tasks, both upon start up of the control system and whenever power to the encoder has been interrupted.

- QEPA, QEPB, QEPI (Index), and inverted Signals are output of the Incremental Encoders
- Flexible Scaling Functionality

Figure 34 is an example of a quadrature signal moving in the forward direction (QEPA leads QEPB).





Figure 34. Quadrature signal.

N

otes	

Pulse width modulation (PWM)

- **PWM definitions**
 - Duty cycle •
 - Resolution •
 - Deadband
 - Notes •



PWM definitions

Period (T) = 1/F	The duration after which the PWM pattern will repeat itself	
Frequency (F) = $1/T$	Inverse of the period	
On-Time	The amount of time the output signal has a logic high value during a period	
Off-Time	The amount of time the output signal has a logic low value during a period	
Amplitude	The max voltage of the output signal	



Figure 35. PWM output.

Duty cycle

Duty cycle describes the portion of the PWM period that is 'on' or high. The duty cycle is measured as a percentage.

Duty Cycle (%) =
$$\frac{\text{"ON Time"}}{\text{Period}} *100$$
 (81)

Average Output Voltage
$$(V) = \frac{"ON Time"}{Period} * Amplitude$$
 (82)

Figure 36. PWM duty cycle.

Example

What is the duty cycle for an average voltage output of 2.75 V if the amplitude is 3 V and the period is 200 ms?

Answer

Average Output Voltage =
$$\frac{"ON \text{ Time"}}{\text{Period}} * \text{ Amplitude} = 2.75 = \frac{"ON \text{ Time"}}{200\text{ms}} * 3 \rightarrow \text{ON Time} = 183\text{ns}$$
 (83)
Duty Cycle (%) = $\frac{"ON \text{ Time"}}{\text{Period}} * 100 = = \frac{183\text{ms}}{200\text{ms}} * 100 = 91.5\%$ (84)

Resolution

$$PWM resolution (\%) = \frac{F_{PWM}}{F_{PWMCLK}} *100\%$$

$$PWM resolution (bits) = \log_2 \left(\frac{T_{PWM}}{T_{PWMCLK}}\right)$$
(85)

Where

 $PWM_{resolution}$ = the granularity with which the duty cycle can be modulated

- F_{PWM} = frequency of PWM output, 1/ T_{PWM}
- F_{PWMCLK} = frequency of PWM clock, 1/ T_{PWMCLK}
- T_{PWM} = period of PWM output, 1/ F_{PWM}

 T_{PWMCLK} = period of PWM clock, 1/ F_{PWMCLK}



Figure 37. PWM resolution.

Table 17. Common PWM resolution values.

PWM Frequency (kHz)	Resolution (bits)	Resolution (%)
20	12.3	0.02
50	11	0.05
100	10	0.1
150	9.4	0.15
200	9	0.2
250	8.6	0.25
500	7.6	0.5
1000	6.6	1
1500	6.1	1.5
2000	5.6	2

Example

What is the resolution of a PWM output that has a 500 ns period and a PWM clock frequency of 200 MHz?

Answer

PWM resolution (%) = $\frac{F_{PWM}}{F_{PWMCLK}} * 100\% = \frac{\frac{1}{500 \text{ ms}}}{200 \text{ MHz}} * 100 = 1\%$

PWM resolution (bits) =
$$\log_2\left(\frac{T_{PWM}}{T_{PWMCLK}}\right) = \log_2\left(\frac{500ms}{\frac{1}{200MHz}}\right) = 6.64 \text{ bits} \rightarrow 6 \text{ bits}$$

Deadband

Figure 38 illustrates a PWM output with both rising and falling edge delays applied. This method provides a means to delay the switching of a gate signal, thereby allowing time for gates to turn off and preventing a short circuit. To explain further, power-switching devices turn on faster than they shut off. This issue would momentarily provide a path from supply rail to ground, resulting in a short circuit. The separation of PWM signal transitions between the outputs is referred to as "dead-band"

- Rising edge delay (RED) is a delay at the rising edge of the output
- Falling edge delay (FED) is a delay at the falling edge of the output



Figure 38. PWM deadband.

Notes



Code
DAC definitions

Resolution = n	The number of bits used to represent each input code
Number of codes = 2 ⁿ	The number of possible codes that can be enumerated
Full-scale range output = FSR	The limit of the output voltage range
$LSB = \frac{FSR}{2^n}$	The voltage difference between two consecutive codes
Full-scale output voltage = $(2^n - 1) \cdot 1LSB$	The maximum voltage that can be output
Full-scale input code = $2^n - 1$	The largest code that can be represented
Transfer function: $V_{Out} = \frac{FSR}{2^n} \bullet Code$	Relationship between input code and output voltage



Figure 39. DAC transfer function.

DAC error

DAC offset error

Offset error describes the deviation from the ideal y-axis intercept for the DAC transfer function. The effect of offset error applies uniformly across the output range, and does not include the contribution of gain error or any nonlinear errors that may be present in zero-code error.

For an ideal transfer function described as:

$$V_{Out} = \left(\frac{FSR}{2^n} \bullet \text{Code}\right) \tag{87}$$

The effect of offset error (E_{Offset}) is modeled as:

$$V_{Out} = (\frac{FSR}{2^n} \bullet Code) + E_{Offset}$$

(88)

Offset error may be derived using different techniques such as a simple mid-point measurement, or a calculated y-axis intercept based on a best fit line that is extrapolated from multiple measured points.





DAC gain error

Gain error describes the deviation from the ideal slope of the DAC transfer function. The effect of gain error scales in magnitude across the output range, and does not include the contribution of offset error or any nonlinear errors that may be present in full-scale error.

For an ideal transfer function described as:

$$V_{\text{Out}} = \left(\frac{\text{FSR}}{2^n} \bullet \text{Code}\right) \tag{89}$$

The effect of gain error (E_{Gain}) is modeled as:

$$V_{Out} = (\frac{FSR}{2^n} \bullet Code) \bullet E_{Gain}$$

Gain error is derived from the measured values of multiple points in the transfer function. The methodology used for extrapolating the gain error may vary between devices.





DAC zero-code error

Zero-Code error is an end-point error for when Code = 0 is loaded into the DAC code register. The intention is to describe how close to the zero voltage the DAC output can reach when set to the minimal output value. Zero-Code error is correlated to the cumulative effects of offset error and linearity error.

A positive error indicates that the measured output voltage for Code = 0 is higher than ideal, whereas a negative error indicates that the measured output voltage for Code = 0 is lower than ideal.



Figure 42. DAC xero-code error.

DAC full-scale error

Full-Scale error is an end-point error for when $Code = 2^{n}-1$ is loaded into the DAC code register. The intention is to describe how close to the full-scale voltage the DAC output can reach when set to the maximum output value. Full-Scale error is correlated to the cumulative effects of gain error and linearity error.

A negative error indicates that the measured output voltage for Code = 2^{n} -1 is lower than ideal, whereas a positive error indicates that the measured output voltage for 2^{n} -1 is higher than ideal.



Figure 43. DAC full-scale error.

DAC differential non-linearity (DNL)

Differential Non-Linearity (DNL) describes the difference between measured versus ideal step sizes between sequential codes. The DAC manual will typically express only the minimum and maximum deviations for the linear region of the transfer function. DNL performance is typically at its worst near the power supply rails due to internal component saturation. Most modern DACs are monotonic, meaning that the output voltage will not decrease when the input code is incremented. **Figure 44** shows both monotonic and non-monotonic DNL.



Figure 44. DAC DNL.

DAC integral non-linearity (INL)

Integral Non-Linearity (INL), sometimes referred to as relative accuracy, describes the deviation of the measured output versus a straight line fit of the transfer function. While DNL expresses the relationship between measured vs ideal code step-sizes, INL expresses the cumulative effects of sequential DNL errors. The DAC manual will typically express only the minimum and maximum deviations for the linear region of the transfer function. INL error cannot be corrected using a simple two point fit calibration.



Figure 45. DAC INL.

DAC total unadjusted error (TUE)

The Total Unadjusted Error (TUE) is the statistical combination of uncorrelated error sources in the linear region of operation for the DAC. **Table 18** shows the correlative relationships between the various DAC errors that are defined in this chapter.

Table 18. DAC error correlation.

Error	Offset	Gain	Zero-Code	Full-Scale	DNL	INL
Offset	-	-	Correlated	Correlated	-	-
Gain	-	-	-	Correlated	-	-
Zero-Code	Correlated	-	-	-	-	-
Full-Scale	Correlated	Correlated	-	-	Correlated	Correlated
DNL	-	-	-	Correlated	-	Correlated
INL	-	-	-	Correlated	Correlated	-

The **TUE equation** is shown below, where all error sources must first be normalized to a common unit format (such as LSBs or parts per million). **Table 19** shows the calculations required to convert between different unit formats.

TUE Equation

$TUE = \sqrt{E_{Offset}^{2} + E_{Gain}^{2} + E_{INL}^{2}}$	(91)

Where

E_{Offset} = The static component of output error across the transfer function. See **DAC Offset Error**.

E_{Gain} = The proportionate component of output error across the transfer function. See **DAC Gain Error**.

E_{INL} = The maximum deviation of the output from a straight-line fit of the transfer function. See **DAC INL**.

Table 19. Unit conversions for error.

		То			
Cor	ivert	Codes	Volts	%	ppm
	Codes	-	$\frac{\text{Codes} \bullet V_{FSR}}{2^n}$	$\frac{\text{Codes} \bullet 100}{2^n}$	$\frac{\text{Codes} \bullet 10^6}{2^n}$
From	Volts	$\frac{\text{Volts} \bullet 2^n}{V_{\text{FSR}}}$	-	$\frac{\text{Volts} \bullet 100}{\text{V}_{\text{FSR}}}$	$\frac{\text{Volts} \bullet 10^6}{\text{V}_{\text{FSR}}}$
	%	$\frac{\frac{90 \bullet 2^n}{100}}$	$\frac{\% \bullet V_{FSR}}{100}$	-	$\frac{\% \bullet 10^6}{100}$
	ррт	$\frac{\text{ppm} \cdot 2^{n}}{10^{6}}$	$\frac{\text{ppm} \bullet \text{V}_{\text{FSR}}}{10^6}$	$\frac{\text{ppm} \bullet 100}{10^6}$	-

A single TUE calculation can be useful for comparing the relative performance between different DACs, but it may not produce accurate estimates of typical error in the system. For example, the TUE equation treats E_{Gain} as a uniform contributor of error across the transfer function, but E_{Gain} is actually a scaled error with minimal influence on the lower codes. An improved estimate of system error may be produced by breaking up the transfer function into multiple regions, where the error components are adjusted in the TUE calculation based on their expected contribution to each region.

DAC output considerations

DAC linear range

Linear range defines the region of the DAC transfer function that is expected to follow a uniform slope, where the range can be described using either the code range or the output voltage range. The linear range for a DAC is often the same as its full programmable range.



Figure 46. DAC linear range.

If the DAC linear range is a subset of the full programmable range, some error parameters (such as those relating to gain and linearity) may apply to the linear range only. These error parameters may include additional qualifiers such as end point correction. For example, **Table 20** shows how the straight line reference used for calculating the INL error may be derived from measured values as opposed to ideal values.

Table 20. Straight line end points for INL.

End Points	Ideal Line	End Point Corrected Line
Min Code	Code = 0	Minimum Linear Code
Min Voltage	Ideal Voltage	Measured Voltage
Max Code	$Code = 2^{n}-1$	Maximum Linear Code
Max Voltage	Ideal Voltage	Measured Voltage

DAC settling time

The settling time describes the speed at which the DAC output will reach a known and useful level after the input code is modified. If the DAC is used as a static reference level, the settling time may only be a minor consideration that applies once during system initialization. For systems that require a dynamic DAC output, the settling time may instead be a major consideration for meeting real-time deadlines.

Figure 47 shows a preconditioned DAC output of V0 before the input DAC code is changed at time T0. The new DAC code has a target output value of V2 that will require some amount of full settling time (T2 - T0) to reach. In the time between T0 and T2, the DAC output would typically be described as unstable.

If the full settling time (T2 - T0) is considered to be too slow for practical usage, an intermediate settling time (T1 - T0) may be provided with a bounded expectation for settling error (V1 - V2).



Figure 47. DAC settling time.

DAC load regulation

Load regulation describes the ability of the DAC output to drive an electrical load while still meeting its performance specifications. The maximum load is often expressed in terms of a minimum resistance and maximum capacitance of a low-pass RC filter configuration as shown in **Figure 48**.

A resistive load that is less than R_{MIN} may overwhelm the drive strength of the DAC output. A capacitive load that is greater than C_{MAX} may lead to instability of the DAC output.



Figure 48. DAC load regulation.

Notes

Mathematical models

- Laplace transforms
 - Transfer function •
- Transient response •
- Frequency response
 - Z-domain
 - Notes •



(92)

Laplace transforms

Linear system analysis is facilitated by the use of Laplace transforms.

If f(t) is a real function of time defined for all t > 0, its Laplace tansform f(s) is,

$f(s) = L{f(t)} = \int_0^\infty f(t)e^{-st}dt$

Table 21. Important Laplace transform pairs.

f(t)	f(s)
Step function, $u(t)$	$\frac{1}{s}$
e ^{-at}	$\frac{1}{s+\alpha}$
sin(ωt)	$\frac{\omega}{s^2 + \omega^2}$
cos(wt)	$\frac{s}{s^2 + \omega^2}$
t ⁿ	$\frac{n!}{s^{n+1}}$
$f^{(k)}(t) = \frac{d^k f(t)}{dt^k}$	$s^{k}F(s) - s^{k-1}f(0'') - s^{k-2}f'(0'') f^{(k-1)}(0'')$
$\int_{-\infty}^{t} f(t) dt$	$\frac{F(s)}{s} + \frac{1}{s} \int_{-\infty}^{0} f(t) dt$
Impulse function $\delta(t)$	1
$e^{-\alpha t}sin(\omega t)$	$\frac{\omega}{\left(s+\alpha\right)^2+\omega^2}$
$e^{-\alpha t} \cos(\omega t)$	$\frac{s+a}{\left(s+\alpha\right)^2+\omega^2}$
$\frac{1}{\omega} \Big[(\alpha - \alpha)^2 + \omega^2 \Big]^{1/2} e^{-\alpha t} \sin(\omega t + \emptyset)$ $\emptyset = \tan^{-1} \Big(\frac{\omega}{-\alpha} \Big)$	$\frac{s+a}{\left(s+\alpha\right)^2+\omega^2}$
$\frac{\omega_n}{\sqrt{1-\zeta^2}}e^{-\zeta\omega_n t} sin\left(\omega_n\sqrt{1-\zeta^2 t}\right), \ \zeta < 1$	$\frac{{\omega_n}^2}{s^2+2\zeta\omega_ns+{\omega_n}^2}$
$\frac{1}{\alpha^2 + \omega^2} + \frac{1}{\omega\sqrt{\alpha^2 + \omega^2}} e^{-at} \sin(\omega t - \emptyset)$ $\emptyset = \tan^{-1}\left(\frac{\omega}{-\alpha}\right)$	$\frac{1}{s\left[\left(s+\alpha\right)^2+\omega^2\right]}$

Transfer function

 $a_n y^{(n)}(t) + ... + a_1 y'(t) + a_0 y(t) = b_m u^{(m)}(t) + ... + b_1 u'(t) + b_0 u(t)$

For initial zero conditions, the differential equation can be written in Laplace form as,

$$\begin{split} a_n s^n y(s) + ... + a_1 s y(s) + a_0 y(s) &= b_m s^m u(s) + ... + b_1 s u(s) + b_0 u(s) \\ & (a_n s^n + ... + a_1 s + a_0) y(s) = (b_m s + ... + b_1 s + b_0) u(s) \\ & \alpha(s) y(s) = \beta(s) u(s) \end{split}$$

The dynamic behavior of a system is characterized by the roots of $\beta(s)$ and $\alpha(s)$

The m roots of $\beta(s)$ are called the **zeros** of the system,

$$\beta(s) = b_{m}s^{m} + ... + b_{1}s + b_{0}$$
(93)

The n roots of $\alpha(s)$ are called the **poles** of the system,

$$\alpha(s) = a_{n}s^{n} + ... + a_{1}s + a_{0}$$
(94)

The ratio $\frac{\beta(s)}{\alpha(s)}$ is the **transfer function** of the system

$$G(s) = \frac{y(s)}{u(s)} = \frac{\beta(s)}{\alpha(s)} = \frac{b_{m}s^{m} + \ldots + b_{1}s + b_{0}}{a_{n}s^{n} + \ldots + a_{1}s + a_{0}}$$
(95)

The transfer function of a system is the Laplace transform of its impulse response,

$$y(t) = g(t)^* u(t) = L^{-1} \{ G(s)u(s) \}$$
(96)

Transient response

The numerator and denominator of a transfer function, G(s) can be factorized to express the transfer function itself in terms of poles and zeros,

$$y(s) = A \frac{(s - z_1)(s - z_2) \dots (s - z_m)}{(s - p_1)(s - p_2) \dots (s - p_n)} u(s)$$
(97)

This rational function yields q terms, state vectors, through partial fraction expansion,

$$y(s) = \frac{\varepsilon_1}{s - r_1} + \frac{\varepsilon_2}{s - r_2} + \dots + \frac{\varepsilon_q}{s - r_q}$$
(98)

The time response is a sum of exponential terms, where each index is a denominator root,

$$\mathbf{y}(t) = \varepsilon_1 \mathbf{e}^{r_1 t} + \varepsilon_2 \mathbf{e}^{r_2 t} + \ldots + \varepsilon_n \mathbf{e}^{r_n t} + \varepsilon_{n+1} \mathbf{e}^{r_n + 1t} + \ldots + \varepsilon_q \mathbf{e}^{r_q t}$$

Table 22. Response portions.

Response Type	Representation	Value	Description
Transient Response	y _C (t)	$\epsilon_1 e^{r_1 t} + \epsilon_2 e^{r_2 t} + \ldots + \epsilon_n e^{r_n t}$	The n terms in y(t) with roots originating from comprise the transient response
Steady State Response	y _p (t)	$\epsilon_{n+1} \mathrm{e}^{r_n+1^t} + \ldots + \epsilon_q \mathrm{e}^r \mathrm{q}^t$	The a-n terms originating from u(s) comprise the steady state response

Frequency response

If a steady state sine wave, $u(t) = u_0 \sin(\omega t + \alpha)$ is applied to a linear system denoted by G(s), the linear system would respond at the same frequency with a certain phase and magnitude, giving output $y(t) = y_0 \sin(\omega t + \beta)$. The amplitude is modified by $\frac{y_0}{u_0}$ and the phase is shifted by $\emptyset = \beta - \alpha$ or $< G(j\omega)$

(99)

Bode plot basics

The frequency response for the magnitude or gain plot is the change in voltage gain as frequency changes. The change is specified on a Bode plot, a plot of frequency versus voltage gain in dB (decibles). Bode plots are usually plotted as semi-log plots with frequency on the x-axis, log scale, and gain on the y-axis, linear scale. The other half of the frequency response is the phase shift versus frequency and is plotted as frequency versus degree phase shift. Phase plots are usually plotted as semi-log plots with frequency on the x-axis, log scale, and gain on the x-axis, log scale, and phase shift on the y-axis, linear scale.

Definitions

Voltage gain in decibels

Voltage gain (dB) =
$$20 \log \left(\frac{V_{OUT}}{V_{IN}} \right)$$
(100)Power gain in decibelsPower gain (dB) = $10 \log \left(\frac{P_{OUT}}{P_{IN}} \right)$ (101)

Used for input or output power

Power measured (dBm) = $10 \log \left(\frac{Power measured (W)}{1 \text{ mW}} \right)$

Table 23. Examples of common gain values and dB equivalent.

A (V/V)	A (dB)
0.001	-60
0.01	-40
0.1	-20
1	0
10	20
100	40
1,000	60
10,000	80
100,000	100
1,000,000	120
10,000,000	140

Where

Roll-off rate is the decrease in gain with frequency

Decade is a tenfold increase or decrease in frequency (from 10 Hz to 100 Hz is one decade)

Octave is the doubling or halving of frequency (from 10 Hz to 20 Hz is one octave)

(102)

Bode plots: Poles



Figure 49. Pole gain and phase.

Where

 $\label{eq:pole location} \mbox{Pole location} = f_p \mbox{ (cutoff frequency)}$

Magnitude $(f < f_p) = G_{DC}$ (for example, 100 dB)

Magnitude $(f = f_p) = -3 dB$

Magnitude $(f > f_p) = -20 \text{ dB/decade}$

Phase $(f = f_p) = -45^{\circ}$

Phase $(0.1 \text{ f}_p < f < 10 \text{ f}_p) = -45^{\circ}/\text{decade}$

Phase $(f > 10 f_p) = -90^{\circ}$

Phase $(f < 0.1 f_p) = 0^\circ$

Pole (equations)

As a complex number

$$G_{V} = \frac{V_{OUT}}{V_{IN}} = \frac{G_{DC}}{j\left(\frac{f}{f_{p}}\right) + 1}$$
(103)

Real-Time Control Reference Guide

Magnitude

$G_{\rm V} = \frac{V_{\rm OUT}}{V_{\rm IN}} = \frac{G_{\rm DC}}{\sqrt{\left(\frac{f}{f_{\rm p}}\right)^2 + 1}}$	(104)
---	-------

Phase Shift

$$\theta = -\tan^{-1} \left(\frac{f}{f_p} \right) \tag{105}$$

Magnitude in dB

(106)

Where

 G_V = voltage gain in V/V

G_{DB} = voltage gain in decibels

 G_{DC} = the dc or low frequency voltage gain

f = frequency in Hz

 \boldsymbol{f}_p = frequency at which the pole occurs

 $\boldsymbol{\theta}$ = phase shift of the signal from input to output

j = indicates imaginary number or $\sqrt{-1}$

Bode plot (zeros)

ti.com



Figure 50. Zero gain and phase.

Where

Zero location = f_z

Magnitude $(f < f_z) = 0 dB$

Magnitude (f = f_z) = +3 dB

Magnitude $(f > f_z) = +20 \text{ dB/decade}$

Phase $(f = f_z) = +45^{\circ}$

Phase $(0.1 f_z < f < 10 f_z) = +45^{\circ}/\text{decade}$

Phase $(f > 10 f_z) = +90^{\circ}$

Phase $(f < 0.1 f_z) = 0^{\circ}$

Zero (equations)

As a complex number

$$G_{V} = \frac{V_{OUT}}{V_{IN}} = G_{DC} \left[j \left(\frac{f}{f_{p}} \right) + 1 \right]$$

Magnitude

(107)

$G_{V} = \frac{V_{OUT}}{V_{IN}} = G_{DC} \sqrt{\left(\frac{f}{f_{z}}\right)^{2} + 1}$	(108)
Phase Shift	
$\theta = \tan^{-1}\left(\frac{f}{z}\right)$	(109)
Magnitude in dB	
$G_{dB} = 20Log(G_V)$	(110)
Where	
G_V = voltage gain in V/V	
G _{DB} = voltage gain in decibels	
G _{DC} = the dc or low frequency voltage gain	
f = frequency in Hz	
f_z = frequency at which the zero occurs	
θ = phase shift of the signal from input to output	
j = indicates imaginary number or $\sqrt{-1}$	
Z-domain	
Definition of Bilateral Z-Transform	
$\mathbf{x}(\mathbf{z}) = \sum_{n = -\infty}^{\infty} \mathbf{x}[n] \mathbf{z}^{-n}$	(111)
Definition of Unilateral Z-Transform	
$\mathbf{x}(\mathbf{z}) = \sum_{n=0}^{\infty} \mathbf{x}[n] \mathbf{z}^{-n}$	(112)
Where:	
x[n] = discrete time signal	
x(z) = the z-domain transform of the discrete time signal	
n = integer	
$z = complex number (Ae^{j\varphi} = A(cos \phi + jsin \phi))$	
A = magnitude of z	
j = imaginary unit	
ϕ = phase in radians	

Table 24. Z-Transform Properties

Property	Z-Transform
Linearity	$af_1[n] + bf_2[n] = aF_1(z) + bF_2(z)$
Shift left by k	$f[n+k] = z^k \Big(F(z) - \sum_{n=0}^{k-1} f[n]z^{-n} \Big)$
Shift right by k	$f[n-k] = z^{-k}F(z)$
Convolution	$f_1[n]^*f_2[n] = F_1(z)F_2(z)$
Final Value Theorem	$\lim_{n \to \infty} f[n] = \lim_{z \to 1} (z - 1)F(z)$

Ν

lotes	

Important Notice: The products and services of Texas Instruments Incorporated and its subsidiaries described herein are sold subject to TI's standard terms and conditions of sale. Customers are advised to obtain the most current and complete information about TI products and services before placing orders. TI assumes no liability for applications assistance, customer's applications or product designs, software performance, or infringement of patents. The publication of information regarding any other company's products or services does not constitute TI's approval, warranty or endorsement thereof.

C2000[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

© 2021 Texas Instruments Incorporated



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated