



CDx4HC(T)541 高速 CMOS ロジック、オクタル・バッファ/ライン・ドライバ、スリー・ステート

1 特長

- 'HC540、CD74HCT540: 反転型
- 'HC541、'HCT541: 非反転型
- バッファ付き入力
- スリー・ステート出力
- バス・ライン駆動能力
- 伝搬遅延: 9 ns (標準値、 $V_{CC} = 5V$ 、 $C_L = 15pF$ 、 $T_A = 25^\circ C$)
- ファンアウト (全温度範囲にわたって)
 - 標準出力: 10 個の LSTTL 負荷
 - バス・ドライバ出力: 15 個の LSTTL 負荷
- 広い動作温度範囲: $-55^\circ C \sim 125^\circ C$
- 平衡な伝搬遅延と遷移時間
- LSTTL ロジック IC に比べて消費電力を大幅削減
- HC タイプ
 - 2V~6V で動作
 - 優れたノイズ耐性: V_{CC} に対して $N_{IL} = 30\%$ 、 $N_{IH} = 30\%$ ($V_{CC} = 5V$ 時)
- HCT タイプ
 - 4.5V~5.5V で動作
 - LSTTL 入力ロジックと直接互換、 $V_{IL} = 0.8V$ (最大値)、 $V_{IH} = 2V$ (最小値)
 - CMOS 入力互換、 V_{OL} 、 V_{OH} で $I_L \leq 1\mu A$


2 概要

'HC540 および CD74HCT540 は、15 の LSTTL 負荷を駆動できるスリー・ステート出力の反転型オクタル・バッファ/ライン・ドライバです。'HC541 および 'HCT541 は、15 の LSTTL 負荷を駆動できるスリー・ステート出力の非反転型オクタル・バッファ/ライン・ドライバです。出力イネーブル ($\overline{OE1}$) および ($\overline{OE2}$) によってスリー・ステート出力が制御されます。 $\overline{OE1}$ または $\overline{OE2}$ のいずれかが High の場合、出力はハイ・インピーダンス状態になります。データを出力するには、 $\overline{OE1}$ と $\overline{OE2}$ の両方を Low にする必要があります。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
CD74HC540M	SOIC (20)	12.80mm × 7.50mm
CD74HC540E	PDIP (20)	25.40mm × 6.35mm
CD54HC540F3A	CDIP (20)	26.92mm × 6.92mm
CD74HC541M	SOIC (20)	12.80mm × 7.50mm
CD74HC541E	PDIP (20)	25.40mm × 6.35mm
CD54HC541F	CDIP (20)	26.92mm × 6.92mm
CD74HCT540M	SOIC (20)	12.80mm × 7.50mm
CD74HCT540E	PDIP (20)	25.40mm × 6.35mm
CD74HCT541M	SOIC (20)	12.80mm × 7.50mm
CD74HCT541E	PDIP (20)	25.40mm × 6.35mm
CD54HCT541F	CDIP (20)	26.92mm × 6.92mm
CD74HCT541PW	TSSOP (20)	6.50mm × 4.40mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



機能ダイアグラム



Table of Contents

1 特長	1	7.2 Functional Block Diagram.....	9
2 概要	1	7.3 Device Functional Modes.....	9
3 Revision History	2	8 Power Supply Recommendations	10
4 Pin Configuration and Functions	3	9 Layout	10
5 Specifications	4	9.1 Layout Guidelines.....	10
5.1 Absolute Maximum Ratings.....	4	10 Device and Documentation Support	11
5.2 Recommended Operating Conditions.....	4	10.1 Receiving Notification of Documentation Updates..	11
5.3 Thermal Information.....	4	10.2 サポート・リソース.....	11
5.4 Electrical Characteristics.....	5	10.3 Trademarks.....	11
5.5 Switching Characteristics.....	6	10.4 Electrostatic Discharge Caution.....	11
6 Parameter Measurement Information	8	10.5 Glossary.....	11
7 Detailed Description	9	11 Mechanical, Packaging, and Orderable Information	11
7.1 Overview.....	9		


3 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


Changes from Revision D (January 2022) to Revision E (October 2022)	Page
• Increased R _{θJA} for packages: DW (58 to 109.1); N (69 to 84.6); PW (83 to 131.8).....	4

Changes from Revision C (July 2004) to Revision D (January 2022)	Page
• 最新のデータシート規格を反映するように、文書全体の採番、書式設定、表、図、相互参照を更新.....	1

4 Pin Configuration and Functions



HC540
J, N, or DW package
20- Pin CDIP, PDIP, or SOIC
Top View



HC541
J, N, DW, or PW
20-Pin CDIP, PDIP, SOIC, or TSSOP
Top View

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		–0.5	7	V
I _{IK}	Input diode current	For V _I < –0.5 V or V _I > V _{CC} + 0.5 V		±20	mA
I _{OK}	Output diode current	For V _O < –0.5 V or V _O > V _{CC} + 0.5 V		±20	mA
I _O	Drain current, per output	For –0.5 V < V _O < V _{CC} + 0.5 V		±35	mA
I _O	Output source or sink current per output pin	For V _O > –0.5 V or V _O < V _{CC} + 0.5 V		±25	mA
	Continuous current through V _{CC} or ground current			±50	mA
T _J	Junction temperature			150	°C
T _{stg}	Storage temperature range		– 65	150	°C
	Lead temperature (Soldering 10s) (SOIC - Lead Tips Only)			300	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If briefly operating outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 Recommended Operating Conditions

			MIN	MAX	UNIT
T _A	Temperature range		–55	125	°C
V _{CC}	Supply voltage range	HC types	2	6	V
		HCT types	4.5	5.5	
V _I , V _O	Input or output voltage		0	V _{CC}	V
	Input rise and fall time	2 V		1000	ns
		4.5 V		500	
		6 V		400	

5.3 Thermal Information

THERMAL METRIC		DW (SOIC)	N (PDIP)	PW (TSSOP)	UNIT
		20 PINS	20 PINS	20 PINS	
R _{θJA}	Junction-to-ambient thermal resistance ⁽¹⁾	109.1	84.6	131.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	76	72.5	72.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	77.6	65.3	82.8	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	51.5	55.3	21.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	77.1	65.2	82.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

5.4 Electrical Characteristics

PARAMETER		TEST CONDITIONS ⁽²⁾	V _{CC} (V)	25°C			–40°C to 85°C		–55°C to 125°C		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYPES											
V _{IH}	High level input voltage		2	1.5		1.5		1.5		V	
			4.5	3.15		3.15					
			6	4.2		4.2					
V _{IL}	Low level input voltage		2	0.5		0.5		0.5		V	
			4.5	1.35		1.35					
			6	1.8		1.8					
V _{OH}	High level output voltage CMOS loads	I _{OH} = – 20 µA	2	1.9		1.9		1.9		V	
		I _{OH} = – 20 µA	4.5	4.4		4.4					
		I _{OH} = – 20 µA	6	5.9		5.9					
	High level output voltage TTL loads	I _{OH} = – 6 mA	4.5	3.98		3.84		3.7			
		I _{OH} = – 7.8 mA	6	5.48		5.34		5.2			
V _{OL}	Low level output voltage CMOS loads	I _{OL} = 20 µA	2	0.1		0.1		0.1		V	
		I _{OL} = 20 µA	4.5	0.1		0.1					
		I _{OL} = 20 µA	6	0.1		0.1					
	Low level output voltage TTL loads	I _{OL} = 6 mA	4.5	0.26		0.33		0.4			
		I _{OL} = 7.8 mA	6	0.26		0.33		0.4			
I _I	Input leakage current	V _I = V _{CC} or GND	6	±0.1		±1		±1		µA	
I _{CC}	Quiescent device current	V _I = V _{CC} or GND	6	8		80		160		µA	
I _{OZ}	Three-state leakage current	V _O = V _{CC} or GND	6	±0.5		±5.0		±10		µA	
HCT TYPES											
V _{IH}	High level input voltage		4.5 to 5.5	2		2		2		V	
V _{IL}	Low level input voltage		4.5 to 5.5	0.8		0.8		0.8		V	
V _{OH}	High level output voltage CMOS loads	V _{OH} = – 20 µA	4.5	4.4		4.4		4.4		V	
	High level output voltage TTL loads	V _{OH} = – 6 mA	4.5	3.98		3.84		3.7			
V _{OL}	Low level output voltage CMOS loads	V _{OL} = 20 µA	4.5	0.1		0.1		0.1		V	
	Low level output voltage TTL loads	V _{OL} = 6 mA	4.5	0.26		0.33		0.4			
I _I	Input leakage current	V _I = V _{CC} and GND	5.5	±0.1		±1		±1		µA	
I _{CC}	Quiescent device current	V _I = V _{CC} and GND	5.5	8		80		160		µA	
I _{OZ}	Three-state leakage current	V _O = V _{CC} or GND	5.5	±0.5		±5.0		±10		µA	

5.4 Electrical Characteristics (continued)

PARAMETER		TEST CONDITIONS ⁽²⁾	V _{CC} (V)	25°C			–40°C to 85°C		–55°C to 125°C		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
ΔI_{CC} ⁽¹⁾	HCT540 Additional quiescent device current per input pin	A0 - A7 inputs held at V _{CC} –2.1	4.5 to 5.5		100	360		450		490	μA
		$\overline{OE}2$ input held at V _{CC} –2.1	4.5 to 5.5		100	270		337.5		367.5	μA
		$\overline{OE}1$ input held at V _{CC} –2.1	4.5 to 5.5		100	414		517.5		563.5	μA
	HCT541 Additional quiescent device current per input pin	A0 - A7 inputs held at V _{CC} –2.1	4.5 to 5.5		100	144		180		196	μA
		$\overline{OE}2$ input held at V _{CC} –2.1	4.5 to 5.5		100	270		337.5		367.5	μA
		$\overline{OE}1$ input held at V _{CC} –2.1	4.5 to 5.5		100	414		517.5		563.5	μA

(1) For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8mA.

(2) V_I = V_{IH} or V_{OL}, unless otherwise noted.

5.5 Switching Characteristics

PARAMETER		TEST CONDITIONS	V _{CC} (V)	25°C			–40°C to 85°C		–55°C to 125°C		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYPES											
t _{PLH} , t _{PHL}	Propagation delay Data to outputs (540)	C _L = 50 pF	2	110			140		165		ns
			4.5	22			28		33		
		C _L = 15 pF	5	9							ns
		C _L = 50 pF	6	19			24		28		
t _{PLZ} , t _{PHZ}	Data to outputs (541)	C _L = 50 pF	2	115			145		175		ns
			4.5	23			29		35		
		C _L = 15 pF	5	9							ns
		C _L = 50 pF	6	20			25		30		
t _{PLZ} , t _{PHZ}	Output enable and disable to outputs (540)	C _L = 50 pF	2	160			200		240		ns
			4.5	32			40		48		
		C _L = 15 pF	5	13							ns
		C _L = 50 pF	6	27			34		41		
t _{PLZ} , t _{PHZ}	Output enable and disable to outputs (541)	C _L = 50 pF	2	160			200		240		ns
			4.5	32			40		48		
		C _L = 15 pF	5	14							ns
		C _L = 50 pF	6	23			29		35		
t _{THL} , t _{TLH}	Output transition time	C _L = 50 pF	2	60			75		90		ns
			4.5	12			15		18		
			6	10			13		15		
C _I	Input capacitance	C _L = 50 pF		10	10		10		10		pF
C _O	Three-state output capacitance			20	20		20		20		pF
C _{PD}	Power dissipation capacitance ^{(1) (2)} (540)	C _L = 15 pF	5	50							pF
C _{PD}	Power dissipation capacitance ^{(1) (2)} (541)	C _L = 15 pF	5	48							pF
HCT TYPES											
t _{PHL} , t _{PLH}	Propagation delay Data to outputs (540)	C _L = 50 pF	4.5	24			30		36		ns
		C _L = 15 pF	5	9							

5.5 Switching Characteristics (continued)

PARAMETER		TEST CONDITIONS	V _{CC} (V)	25°C			–40°C to 85°C		–55°C to 125°C		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PHL} , t _{PLH}	Data to outputs (541)	C _L = 50 pF	4.5			28		35		42	ns
		C _L = 15 pF	5		11						
t _{PLZ} , t _{PHZ}	Output enable and disable to outputs (540, 541)	C _L = 50 pF	4.5			35		44		53	ns
		C _L = 15 pF	5		14						
t _{TLH} , t _{THL}	Output transition time	C _L = 50 pF	4.5			12		15		18	ns
C _I	Input capacitance	C _L = 50 pF		10		10		10		10	pF
C _O	Three-state output capacitance			20		20		20		20	pF
C _{PD}	Power dissipation capacitance ^{(1) (2)} (540, 541)	C _L = 15 pF	5		55						pF

(1) C_{PD} is used to determine the dynamic power consumption, per channel.

(2) P_D = V_{CC}²f_i(C_{PD} + C_L) where f_i = input frequency, C_L = output load capacitance, V_{CC} = supply voltage.

6 Parameter Measurement Information

t_{pd} is the maximum between t_{PLH} and t_{PHL}

t_t is the maximum between t_{TLH} and t_{THL}




FIG 6-1. HC Transition Times and Propagation Delay Times, Combination Logic




FIG 6-2. HCT Transition Times and Propagation Delay Times, combination Logic




FIG 6-3. HC Three-State Propagation Delay Waveform





FIG 6-4. HCT Three-State Propagation Delay Waveform



- A. Open drain waveforms t_{PLZ} and t_{PZL} are the same as those for three-state shown on the left. The test circuit is Output $R_L = 1k\Omega$ to V_{CC} , $C_L = 50pF$.


FIG 6-5. HC and HCT Three-State Propagation Delay Test Circuit

7 Detailed Description

7.1 Overview

The 'HC540 and CD74HCT540 are Inverting Octal Buffers and Line Drivers with Three-State Outputs and the capability to drive 15 LSTTL loads. The 'HC541 and 'HCT541 are Noninverting Octal Buffers and Line Drivers with Three-State Outputs that can drive 15 LSTTL loads. The Output Enables ($\overline{OE1}$) and ($\overline{OE2}$) control the Three-State Outputs. If either $\overline{OE1}$ or $\overline{OE2}$ is HIGH the outputs will be in the high impedance state. For data output $\overline{OE1}$ and $\overline{OE2}$ both must be LOW.

7.2 Functional Block Diagram



7.3 Device Functional Modes

表 7-1. Truth Table⁽¹⁾

INPUTS			OUTPUTS	
OE1	OE2	An	540	541
L	L	H	L	H
H	X	X	Z	Z
X	H	X	Z	Z
L	L	L	H	L

(1) H = high voltage level, L = low voltage level, X= don't care, Z = high impedance

8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

[TI Glossary](#)

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CD54HC540F3A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC540F3A
CD54HC540F3A.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC540F3A
CD54HC541F	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC541F
CD54HC541F.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC541F
CD54HC541F3A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC541F3A
CD54HC541F3A.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC541F3A
CD54HCT541F	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HCT541F
CD54HCT541F.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HCT541F
CD54HCT541F3A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HCT541F3A
CD54HCT541F3A.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HCT541F3A
CD74HC540E	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC540E
CD74HC540E.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC540E
CD74HC540M	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-55 to 125	HC540M
CD74HC540M96	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC540M
CD74HC540M96.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC540M
CD74HC541E	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC541E
CD74HC541E.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC541E
CD74HC541EE4	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC541E
CD74HC541M	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-55 to 125	HC541M
CD74HC541M96	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC541M
CD74HC541M96.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC541M
CD74HC541M96G4	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC541M
CD74HC541PW	Obsolete	Production	TSSOP (PW) 20	-	-	Call TI	Call TI	-55 to 125	HJ541
CD74HC541PWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ541
CD74HC541PWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ541
CD74HC541PWR.B	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ541
CD74HCT540E	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT540E
CD74HCT540E.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT540E
CD74HCT540M	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-55 to 125	HCT540M

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CD74HCT540M96	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT540M
CD74HCT540M96.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT540M
CD74HCT540M96.B	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT540M
CD74HCT541E	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT541E
CD74HCT541E.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT541E
CD74HCT541M	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-55 to 125	HCT541M
CD74HCT541M.B	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-55 to 125	HCT541M
CD74HCT541M96	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT541M
CD74HCT541M96.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT541M
CD74HCT541M96E4	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT541M
CD74HCT541M96G4	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT541M

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF CD54HC540, CD54HC541, CD54HCT541, CD74HC540, CD74HC541, CD74HCT541 :

- Catalog : [CD74HC540](#), [CD74HC541](#), [CD74HCT541](#)
- Military : [CD54HC540](#), [CD54HC541](#), [CD54HCT541](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications


TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC540M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HC541M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HC541PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
CD74HCT540M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HCT540M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
CD74HCT541M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HCT541M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC540M96	SOIC	DW	20	2000	356.0	356.0	45.0
CD74HC541M96	SOIC	DW	20	2000	356.0	356.0	45.0
CD74HC541PWR	TSSOP	PW	20	2000	353.0	353.0	32.0
CD74HCT540M96	SOIC	DW	20	2000	356.0	356.0	45.0
CD74HCT540M96	SOIC	DW	20	2000	356.0	356.0	45.0
CD74HCT541M96	SOIC	DW	20	2000	356.0	356.0	45.0
CD74HCT541M96	SOIC	DW	20	2000	356.0	356.0	45.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
CD74HC540E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HC540E.A	N	PDIP	20	20	506	13.97	11230	4.32
CD74HC541E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HC541E.A	N	PDIP	20	20	506	13.97	11230	4.32
CD74HC541EE4	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT540E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT540E.A	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT541E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT541E.A	N	PDIP	20	20	506	13.97	11230	4.32



4220206/A 02/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220206/A 02/2017

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220206/A 02/2017


NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS ** DIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)




4040083/F 03/03

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package is hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.


N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE





PINS **	14	16	18	20
DIM				
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD



4040049/E 12/2002

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
- △ Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- △ The 20 pin end lead shoulder width is a vendor option, either half or full width.



NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT



DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated