







CD54HC540, CD74HC540, CD54HC541, CD74HC541, CD74HCT540, CD54HCT541, CD74HCT541 JAJSNS7E - JANUARY 1998 - REVISED OCTOBER 2022

# CDx4HC(T)541 高速 CMOS ロジック、オクタル・バッファ/ライン・ドライ バ、スリー・ステート

## 1 特長

- 'HC540、CD74HCT540:反転型
- 'HC541、'HCT541: 非反転型
- バッファ付き入力
- スリー・ステート出力
- バス・ライン駆動能力
- 伝搬遅延:9 ns (標準値、V<sub>CC</sub> = 5V、  $C_L = 15pF, T_A = 25^{\circ}C$
- ファンアウト(全温度範囲にわたって)
  - 標準出力:10 個の LSTTL 負荷
  - バス・ドライバ出力:15 個の LSTTL 負荷
- 広い動作温度範囲:-55℃~125℃
- 平衡な伝搬遅延と遷移時間
- LSTTL ロジック IC に比べて消費電力を大幅削減
- HC タイプ
  - 2V~6Vで動作
  - 優れたノイズ耐性: $V_{CC}$  に対して  $N_{IL}$  = 30%、 $N_{IH}$  = 30% (V<sub>CC</sub> = 5V 時)
- HCT タイプ
  - 4.5V~5.5Vで動作
  - LSTTL 入力ロジックと直接互換、 V<sub>II</sub> = 0.8V (最大値)、V<sub>IH</sub> = 2V (最小値)
  - CMOS 入力互換、V<sub>OL</sub>、V<sub>OH</sub> で I<sub>I</sub> ≦ 1µA


## 2 概要

'HC540 および CD74HCT540 は、15 の LSTTL 負荷を 駆動できるスリー・ステート出力の反転型オクタル・バッフ ァ/ライン・ドライバです。'HC541 および 'HCT541 は、15 の LSTTL 負荷を駆動できるスリー・ステート出力の非反 転型オクタル・バッファ / ライン・ドライバです。出力イネー ブル (OE1) および (OE2) によってスリー・ステート出力が 制御されます。 OE1 または OE2 のいずれかが High の 場合、出力はハイ・インピーダンス状態になります。データ を出力するには、OE1 と OE2 の両方を Low にする必要 があります。

## パッケージ情却

ハッケーン情報											
パッケージ (1)	本体サイズ (公称)										
SOIC (20)	12.80mm × 7.50mm										
PDIP (20)	25.40mm × 6.35mm										
CDIP (20)	26.92mm × 6.92mm										
SOIC (20)	12.80mm × 7.50mm										
PDIP (20)	25.40mm × 6.35mm										
CDIP (20)	26.92mm × 6.92mm										
SOIC (20)	12.80mm × 7.50mm										
PDIP (20)	25.40mm × 6.35mm										
SOIC (20)	12.80mm × 7.50mm										
PDIP (20)	25.40mm × 6.35mm										
CDIP (20)	26.92mm × 6.92mm										
TSSOP (20)	6.50mm × 4.40mm										
	SOIC (20) PDIP (20) CDIP (20)										

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



機能ダイアグラム

Changes from Revision C (July 2004) to Revision D (January 2022)




## **Table of Contents**

1 特長	1	7.2 Functional Block Diagram	9
2 概要		7.3 Device Functional Modes	
3 Revision History		8 Power Supply Recommendations	10
4 Pin Configuration and Functions		9 Layout	10
5 Specifications		9.1 Layout Guidelines	10
5.1 Absolute Maximum Ratings		10 Device and Documentation Support	11
5.2 Recommended Operating Conditions		10.1 Receiving Notification of Documentation Update	
5.3 Thermal Information	4	10.2 サポート・リソース	
5.4 Electrical Characteristics	<mark>5</mark>	10.3 Trademarks	11
5.5 Switching Characteristics	6	10.4 Electrostatic Discharge Caution	<mark>11</mark>
6 Parameter Measurement Information	8	10.5 Glossary	<mark>11</mark>
7 Detailed Description	9	11 Mechanical, Packaging, and Orderable	
7.1 Overview		Information	11
<b>3 Revision History</b> 資料番号末尾の英字は改訂を表しています。その	改訂履歴に	は英語版に準じています。	
Changes from Revision D (January 2022) to	Revision	E (October 2022)	Page


Increased RθJA for packages: DW (58 to 109.1); N (69 to 84.6); PW (83 to 131.8)......4

最新のデータシート規格を反映するように、文書全体の採番、書式設定、表、図、相互参照を更新.......1

# 4 Pin Configuration and Functions



HC540 J, N, or DW package 20- Pin CDIP, PDIP, or SOIC Top View



HC541 J, N, DW, or PW 20-Pin CDIP, PDIP, SOIC, or TSSOP Top View



## **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input diode current	For $V_1 < -0.5 \text{ V}$ or $V_1 > V_{CC} + 0.5 \text{ V}$		±20	mA
I <sub>OK</sub>	Output diode current	For $V_O < -0.5 \text{ V}$ or $V_O > V_{CC} + 0.5 \text{ V}$		±20	mA
Io	Drain current, per output	For -0.5 V < V <sub>O</sub> < V <sub>CC</sub> + 0.5 V		±35	mA
Io	Output source or sink current per output pin	For $V_O > -0.5 \text{ V}$ or $V_O < V_{CC} + 0.5 \text{ V}$		±25	mA
	Continuous current through V <sub>CC</sub> or ground curre	ent		±50	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range	- 65	150	°C	
	Lead temperature (Soldering 10s) (SOIC - Lead		300	°C	

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

## **5.2 Recommended Operating Conditions**

			MIN	MAX	UNIT
T <sub>A</sub>	Temperature range		-55	125	°C
V <sub>CC</sub> Supply voltage range	HC types	2	6	V	
	Supply voltage range	HCT types	4.5	5.5	V
V <sub>I</sub> , V <sub>O</sub>	Input or output voltage		0	V <sub>CC</sub>	V
		2 V		1000	
Input rise and fall time	Input rise and fall time	4.5 V		500	ns
		6 V		400	

## 5.3 Thermal Information

		DW (SOIC)	N (PDIP)	PW (TSSOP)	
THERMAL N	METRIC	20 PINS	20 PINS	20 PINS	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance <sup>(1)</sup>	109.1	84.6	131.8	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	76	72.5	72.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	77.6	65.3	82.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	51.5	55.3	21.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	77.1	65.2	82.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



## **5.4 Electrical Characteristics**

	PARAMETER	TEST	V00		25℃		–40℃ to	85℃	–55℃ to 125℃		UNI	
	PARAMETER	CONDITIONS <sup>(2)</sup>	V <sub>cc</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNI	
IC TY	PES											
	I Bala Larra Barra A		2	1.5			1.5		1.5			
√ <sub>IH</sub>	High level input voltage		4.5	3.15			3.15		3.15		V	
			6	4.2			4.2		4.2			
	1 1 1 4		2			0.5		0.5		0.5		
$V_{IL}$	Low level input voltage		4.5			1.35		1.35		1.35	V	
	1 9 -		6			1.8		1.8		1.8		
	High level output	I <sub>OH</sub> = – 20 μA	2	1.9			1.9		1.9			
	voltage	I <sub>OH</sub> = – 20 μA	4.5	4.4			4.4		4.4			
VoH	CMOS loads	I <sub>OH</sub> = – 20 μA	6	5.9			5.9		5.9		V	
<b>У</b> ОН	High level output	I <sub>OH</sub> = – 6 mA	4.5	3.98			3.84		3.7		V	
voltage TTL loads		I <sub>OH</sub> = – 7.8 mA	6	5.48			5.34		5.2			
	Low level output	I <sub>OL</sub> = 20 μA	2			0.1		0.1		0.1		
	voltage	I <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1		
,	CMOS loads	I <sub>OL</sub> = 20 μA	6			0.1		0.1		0.1		
/ <sub>OL</sub>	Low level output	I <sub>OL</sub> = 6 mA	4.5			0.26		0.33		0.4	V	
voltage TTL loads		I <sub>OL</sub> = 7.8 mA	6			0.26		0.33		0.4		
	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND	6			±0.1		±1		±1	μA	
cc	Quiescent device current	$V_I = V_{CC}$ or GND	6			8		80		160	μ.	
OZ	Three-state leakage current	V <sub>O</sub> = V <sub>CC</sub> or GND	6			±0.5		±5.0		±10	μA	
нст т	YPES											
√ <sub>IH</sub>	High level input voltage		4.5 to 5.5	2			2		2		V	
V <sub>IL</sub>	Low level input voltage		4.5 to 5.5			0.8		0.8		0.8	V	
,	High level output voltage CMOS loads	V <sub>OH</sub> = – 20 μA	4.5	4.4			4.4		4.4		V	
/он	High level output voltage TTL loads	V <sub>OH</sub> = – 6 mA	4.5	3.98			3.84		3.7	3.7		
,	Low level output voltage CMOS loads	V <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	V	
/ <sub>OL</sub>	Low level output voltage TTL loads	V <sub>OL</sub> = 6 mA	4.5			0.26		0.33		0.4		
ı	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> and GND	5.5			±0.1		±1		±1	μA	
СС	Quiescent device current	V <sub>I</sub> = V <sub>CC</sub> and GND	5.5			8		80		160	μΔ	
oz	Three-state leakage current	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5			±0.5		±5.0		±10	μA	



#### **5.4 Electrical Characteristics (continued)**

	PARAMETER TEST		V <sub>cc</sub> (V)		25°C		–40℃ to 85℃	–55℃ to 125℃	UNIT
	PANAMETEN	CONDITIONS <sup>(2)</sup>	▼CC(▼)	MIN	TYP	MAX	MIN MAX	MIN MAX	ONT
	HCT540	A0 - A7 inputs held at V <sub>CC</sub> –2.1	4.5 to 5.5		100	360	450	490	μA
	Additional quiescent device current per	OE2 input held at V <sub>CC</sub> -2.1	4.5 to 5.5		100	270	337.5	367.5	μA
ΔI <sub>CC</sub> (1)	input pin	OE1 input held at V <sub>CC</sub> -2.1	4.5 to 5.5		100	414	517.5	563.5	μA
ZICC ()	HCT541	A0 - A7 inputs held at V <sub>CC</sub> –2.1	4.5 to 5.5		100	144	180	196	μA
	Additional quiescent device current per	OE2 input held at V <sub>CC</sub> -2.1	4.5 to 5.5		100	270	337.5	367.5	μA
	input pin	OE1 input held at V <sub>CC</sub> -2.1	4.5 to 5.5		100	414	517.5	563.5	μА

- (1) For dual-supply systems theoretical worst case ( $V_I = 2.4 \text{ V}$ ,  $V_{CC} = 5.5 \text{ V}$ ) specification is 1.8mA.
- (2)  $V_I = V_{IH}$  or  $V_{OL}$ , unless otherwise noted.

## **5.5 Switching Characteristics**

	PARAMETER	TEST	V (A)		25℃		-40°C t	o 85℃	-55℃ to 125℃		UNIT	
	PARAMETER	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
HC TY	PES											
		0 - 50 -5	2			110		140		165		
t <sub>PLH</sub> ,	Propagation delay	$C_L = 50 pF$	4.5			22		28		33	ns	
t <sub>PHL</sub>	Data to outputs (540)	C <sub>L</sub> = 15 pF	5		9						no	
		C <sub>L</sub> = 50 pF	6			19		24		28	ns	
		C <sub>L</sub> = 50 pF	2			115		145		175	na	
t <sub>PLZ</sub> ,	Data to outputs (541)	C <sub>L</sub> = 50 pr	4.5			23		29		35	ns	
$t_{PHZ}$	Data to outputs (541)	C <sub>L</sub> = 15 pF	5		9						no	
		C <sub>L</sub> = 50 pF	6			20		25		30	ns	
		C <sub>L</sub> = 50 pF	2			160		200		240	na	
$t_{PLZ}$ ,	Output enable and disable to	CL - 50 PF	4.5			32		40		48	ns	
$t_{PHZ}$	outputs (540)	C <sub>L</sub> = 15 pF	5		13						no	
		C <sub>L</sub> = 50 pF	6			27		34		41	ns	
		C <sub>L</sub> = 50 pF	2			160		200		240	ns	
$t_{PLZ}$ ,	Output enable and disable to	CL = 30 pr	4.5			32		40		48	115	
$t_{PHZ}$	outputs (541)	C <sub>L</sub> = 15 pF	5		14						ns	
		C <sub>L</sub> = 50 pF	6			23		29		35	115	
			2			60		75		90		
t <sub>THL</sub> , t <sub>TLH</sub>	Output transition time	C <sub>L</sub> = 50 pF	4.5			12		15		18	ns	
·ILI			6			10		13		15		
Cı	Input capacitance	C <sub>L</sub> = 50 pF		10		10		10		10	pF	
Co	Three-state output capacitance			20		20		20		20	pF	
C <sub>PD</sub>	Power dissipation capacitance <sup>(1) (2)</sup> (540)	C <sub>L</sub> = 15 pF	5		50						pF	
C <sub>PD</sub>	Power dissipation capacitance <sup>(1) (2)</sup> (541)	C <sub>L</sub> = 15 pF	5		48						pF	
нст т	YPES	1										
t <sub>PHL</sub> ,	Propagation delay	C <sub>L</sub> = 50 pF	4.5			24		30		36		
t <sub>PLH</sub>	Data to outputs (540)	C <sub>L</sub> = 15 pF	5		9						ns	

## **5.5 Switching Characteristics (continued)**

	PARAMETER	TEST	V <sub>cc</sub> (V)		25℃		-40℃ to	o 85℃	-55℃ to 125℃		UNIT
	PARAINETER	CONDITIONS	VCC (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
t <sub>PHL</sub> ,	Data to outputs (541)	C <sub>L</sub> = 50 pF	4.5			28		35		42	ns
t <sub>PLH</sub>	Data to outputs (341)	C <sub>L</sub> = 15 pF	5		11						115
t <sub>PLZ</sub> ,	Output enable and disable to	C <sub>L</sub> = 50 pF	4.5			35		44		53	ns
t <sub>PHZ</sub>	outputs (540, 541)	C <sub>L</sub> = 15 pF	5		14						115
t <sub>TLH</sub> , t <sub>THL</sub>	Output transition time	C <sub>L</sub> = 50 pF	4.5			12		15		18	ns
Cı	Input capacitance	C <sub>L</sub> = 50 pF		10		10		10		10	pF
Co	Three-state output capacitance			20		20		20		20	pF
C <sub>PD</sub>	Power dissipation capacitance <sup>(1)</sup> (2) (540, 541)	C <sub>L</sub> = 15 pF	5		55						pF

<sup>(1)</sup> C<sub>PD</sub> is used to determine the dynamic power consumption, per channel.

<sup>(2)</sup>  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = input frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage.



## **6 Parameter Measurement Information**

 $t_{\text{pd}}$  is the maximum between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$ 

 $t_t$  is the maximum between  $t_{TLH}$  and  $t_{THL}$ 





図 6-1. HC Transition Times and Propagation Delay Times, Combination Logic



☑ 6-3. HC Three-State Propagation Delay Waveform




図 6-2. HCT Transition Times and Propagation Delay Times, combination Logic





図 6-4. HCT Three-State Propagation Delay Waveform



A. Open drain waveforms  $t_{PLZ}$  and  $t_{PZL}$  are the same as those for three-state shown on the left. The test circuit is Output  $R_L$  = 1k $\Omega$  to  $V_{CC}$ ,  $C_L$  = 50 pF.


図 6-5. HC and HCT Three-State Propagation Delay Test Circuit

## 7 Detailed Description

## 7.1 Overview

The 'HC540 and CD74HCT540 are Inverting Octal Buffers and Line Drivers with Three-State Outputs and the capability to drive 15 LSTTL loads. The 'HC541 and 'HCT541 are Noninverting Octal Buffers and Line Drivers with Three-State Outputs that can drive 15 LSTTL loads. The Output Enables ( $\overline{OE1}$ ) and ( $\overline{OE2}$ ) control the Three-State Outputs. If either  $\overline{OE1}$  or  $\overline{OE2}$  is HIGH the outputs will be in the high impedance state. For data output  $\overline{OE1}$  and  $\overline{OE2}$  both must be LOW.

## 7.2 Functional Block Diagram



#### 7.3 Device Functional Modes

表 7-1. Truth Table<sup>(1)</sup>

	INPUTS		OUTPUTS			
OE1	OE2	An	540	541		
L	L	Н	L	Н		
Н	Х	Х	Z	Z		
Х	Н	Х	Z	Z		
L	L	L	Н	L		

H = high voltage level, L = low voltage level, X= don't care, Z = high impedance



## 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

## 9 Layout

## 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V<sub>CC</sub>, whichever makes more sense for the logic function or is more convenient.

## 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

## 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 10.2 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 10.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

16-Apr-2024

## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD54HC540F3A	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC540F3A	Samples
CD54HC541F	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC541F	Samples
CD54HC541F3A	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC541F3A	Samples
CD54HCT541F	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HCT541F	Samples
CD54HCT541F3A	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HCT541F3A	Samples
CD74HC540E	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC540E	Samples
CD74HC540M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC540M	Samples
CD74HC541E	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC541E	Samples
CD74HC541EE4	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC541E	Samples
CD74HC541M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC541M	Samples
CD74HC541M96G4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC541M	Samples
CD74HC541PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ541	Samples
CD74HCT540E	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT540E	Samples
CD74HCT540M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT540M	Samples
CD74HCT541E	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT541E	Samples
CD74HCT541M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT541M	Samples
CD74HCT541M96E4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT541M	Samples
CD74HCT541M96G4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT541M	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

## PACKAGE OPTION ADDENDUM

www.ti.com 16-Apr-2024

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HC540, CD54HC541, CD54HCT541, CD74HC540, CD74HC541, CD74HCT541:

Catalog: CD74HC540, CD74HC541, CD74HCT541

Military: CD54HC540, CD54HC541, CD54HCT541

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

# **PACKAGE OPTION ADDENDUM**


www.ti.com 16-Apr-2024

• Military - QML certified for Military and Defense Applications



www.ti.com 16-Apr-2024

## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC540M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HC541M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
CD74HC541M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HC541PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
CD74HC541PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
CD74HCT540M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
CD74HCT540M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HCT541M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HCT541M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1



www.ti.com 16-Apr-2024




\*All dimensions are nominal

7 ili dilliciololio die fiorilliai								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CD74HC540M96	SOIC	DW	20	2000	367.0	367.0	45.0	
CD74HC541M96	SOIC	DW	20	2000	367.0	367.0	45.0	
CD74HC541M96	SOIC	DW	20	2000	367.0	367.0	45.0	
CD74HC541PWR	TSSOP	PW	20	2000	356.0	356.0	35.0	
CD74HC541PWR	TSSOP	PW	20	2000	356.0	356.0	35.0	
CD74HCT540M96	SOIC	DW	20	2000	356.0	356.0	41.0	
CD74HCT540M96	SOIC	DW	20	2000	367.0	367.0	45.0	
CD74HCT541M96	SOIC	DW	20	2000	367.0	367.0	45.0	
CD74HCT541M96	SOIC	DW	20	2000	356.0	356.0	41.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 16-Apr-2024

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC540E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HC541E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HC541EE4	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT540E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT541E	N	PDIP	20	20	506	13.97	11230	4.32

#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated