









DLP3310
JAJSGK1D – NOVEMBER 2018 – REVISED JULY 2023

DLP3310 0.33 1080p DMD

1 特長

- 0.33 インチ (8.47mm) 対角マイクロミラー・アレイ
 - 画面にフル HD の 1920 × 1080 ピクセルを表示
 - マイクロミラー・ピッチ:5.4µm
 - マイクロミラー傾斜角:17°(水平面に対して)
 - 側面照明による最適な効率と光学エンジン・サイズ
 - 偏波無依存のアルミニウム製マイクロミラー表面
- 32 ビット SubLVDS 入力データ・バス
- 専用の DLPC3437 コントローラと DLPA3000/ DLPA3005 PMIC/LED ドライバによる信頼性の高い 動作

2 アプリケーション

- モバイル・スマート TV
- スクリーンレス **TV**
- ゲーム・ディスプレイ
- デジタル・サイネージ
- ウェアラブル・ディスプレイ
- Pico プロジェクタ
- 対話型ディスプレイ
- ウルトラ・モバイル・ディスプレイ
- スマート・ホーム・ディスプレイ
- 仮想アシスタント


3 概要

DLP3310 デジタル・マイクロミラー・デバイス (DMD) は、デジタル制御の MOEMS (micro-opto-electromechanical system) 空間光変調器 (SLM) です。適切な光学システムと組み合わせることで、DLP3310 DMD は鮮明で高品質の画像または映像を表示できます。DLP3310 は、DLP3310 DMD、DLPC3437 コントローラ、DLPA3000/DLPA3005 PMIC/LEDドライバで構成されるチップセットの一部です。DLP3310 は物理的なサイズが小さく、コントローラや PMIC/LEDドライバと組み合わせることにより、小さな外形、低消費電力、フル HD 表示を可能にする、完全なシステム・ソリューションが実現します。

製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
DLP3310	FQM (92)	19.25mm × 7.2mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



アプリケーション概略図



Table of Contents

1 特長		7.6 Micromirro
2 アプリケーション	1	7.7 Micromirro
3 概要	1	7.8 Micromirro
4 Revision History	2	8 Application a
5 Pin Configuration and Functions		8.1 Applicatio
6 Specifications		8.2 Typical Ap
6.1 Absolute Maximum Ratings		9 Power Supply
6.2 Storage Conditions		9.1 Power Su
6.3 ESD Ratings		9.2 Power Su
6.4 Recommended Operating Conditions		9.3 Power Su
6.5 Thermal Information		10 Layout
6.6 Electrical Characteristics		10.1 Layout G
6.7 Timing Requirements	12	10.2 Layout E
6.8 Switching Characteristics		11 Device and
6.9 System Mounting Interface Loads		11.1 サード・パ
6.10 Micromirror Array Physical Characteristics		11.2 Device S
6.11 Micromirror Array Optical Characteristics		11.3 Documer
6.12 Window Characteristics		11.4 Receiving
6.13 Chipset Component Usage Specification	<mark>22</mark>	11.5 サポート・
6.14 Software Requirements		11.6 Tradema
7 Detailed Description		11.7 静電気放
7.1 Overview		11.8 用語集
7.2 Functional Block Diagram	23	12 Mechanical,
7.3 Feature Description	<mark>24</mark>	Information
7.4 Device Functional Modes		
7.5 Optical Interface and System Image Quality		
Considerations	24	

7.6 Micromirror Array Temperature Calculation	. 25
7.7 Micromirror Power Density Calculation	.26
7.8 Micromirror Landed-On/Landed-Off Duty Cycle	28
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
9 Power Supply Recommendations	
9.1 Power Supply Power-Up Procedure	
9.2 Power Supply Power-Down Procedure	
9.3 Power Supply Sequencing Requirements	
10 Layout	
10.1 Layout Guidelines	
10.2 Layout Example	. 37
11 Device and Documentation Support	.38
11.1 サード・パーティ製品に関する免責事項	
11.2 Device Support	
11.3 Documentation Support	
11.4 Receiving Notification of Documentation Updates.	
11.5 サポート・リソース	
11.6 Trademarks	
11.7 静電気放電に関する注意事項	
11.8 用語集	
12 Mechanical, Packaging, and Orderable	00
Information	30
Information	. 00

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision C (May 2022) to Revision D (July 2023)	Page
Added "ILLUMINATION" to Recommended Operating Conditions Updated Micromirror Array Temperature Calculation	
Added Micromirror Power Density Calculation	
Changes from Revision B (April 2022) to Revision C (May 2022)	Page
Updated Micromirror Array Optical Characteristics	20
20 20 20 20 20 20 20 20 20 20 20 20 20 2	

Product Folder Links: DLP3310

5 Pin Configuration and Functions




図 5-1. FQM Package 92-Pin CLGA Bottom View

表 5-1. Pin Functions - Connector Pins

PIN ⁽¹⁾		TYPE	SIGNAL	DATA RATE	DESCRIPTION	PACKAGE NET	
NAME	NO.	1175	SIGNAL DATA RATE		DESCRIPTION	LENGTH ⁽²⁾ (mm)	
DATA INPUTS				•			
D_AN(0)	C6	I	SubLVDS	Double	Data, negative	2.83	
D_AN(1)	D7	I	SubLVDS	Double	Data, negative	4.00	
D_AN(2)	D5	I	SubLVDS	Double	Data, negative	1.97	
D_AN(3)	F7	I	SubLVDS	Double	Data, negative	4.03	
D_AN(4)	F5	I	SubLVDS	Double	Data, negative	1.90	
D_AN(5)	G6	I	SubLVDS	Double	Data, negative	3.08	
D_AN(6)	H5	I	SubLVDS	Double	Data, negative	2.23	
D_AN(7)	H7	I	SubLVDS	Double	Data, negative	3.88	
D_AP(0)	C5	I	SubLVDS	Double	Data, positive	2.72	
D_AP(1)	D6	I	SubLVDS	Double	Data, positive	3.89	
D_AP(2)	D4	I	SubLVDS	Double	Data, positive	1.87	
D_AP(3)	F6	I	SubLVDS	Double	Data, positive	3.93	
D_AP(4)	F4	I	SubLVDS	Double	Data, positive	1.79	
D_AP(5)	G5	ı	SubLVDS	Double	Data, positive	2.97	
D_AP(6)	H4	I	SubLVDS	Double	Data, positive	2.12	
D_AP(7)	H6	I	SubLVDS	Double	Data, positive	3.78	
D_BN(0)	C20	I	SubLVDS	Double	Data, negative	2.23	
D_BN(1)	D19	I	SubLVDS	Double	Data, negative	3.27	
D_BN(2)	D21	I	SubLVDS	Double	Data, negative	1.27	
D_BN(3)	F19	I	SubLVDS	Double	Data, negative	3.52	
D_BN(4)	F21	I	SubLVDS	Double	Data, negative	1.34	
D_BN(5)	G20	I	SubLVDS	Double	Data, negative	2.55	
D_BN(6)	H21	I	SubLVDS	Double	Data, negative	1.71	
D_BN(7)	H19	I	SubLVDS	Double	Data, negative	3.37	
D_BP(0)	C21	I	SubLVDS	Double	Data, positive	2.13	
D_BP(1)	D20	I	SubLVDS	Double	Data, positive	3.16	
D_BP(2)	D22	I	SubLVDS	Double	Data, positive	1.17	
D_BP(3)	F20	I	SubLVDS	Double	Data, positive	3.42	
D_BP(4)	F22	I	SubLVDS	Double	Data, positive	1.23	



表 5-1. Pin Functions – Connector Pins (continued)

PIN ⁽¹⁾		TVDE	TVDE CICNAL	DATA DATE	DESCRIPTION	PACKAGE NET
NAME	NO.	TYPE	SIGNAL	DATA RATE	DESCRIPTION	LENGTH ⁽²⁾ (mm)
D_BP(5)	G21	1	SubLVDS	Double	Data, positive	2.44
D_BP(6)	H22	ı	SubLVDS	Double	Data, positive	1.61
D_BP(7)	H20	1	SubLVDS	Double	Data, positive	3.27
DCLK_AN	E6	1	SubLVDS	Double	Clock, negative	2.56
DCLK_AP	E5	I	SubLVDS	Double	Clock, positive	2.46
DCLK_BN	E20	I	SubLVDS	Double	Clock, negative	2.05
DCLK_BP	E21	I	SubLVDS	Double	Clock, positive	1.95
CONTROL INPUTS			1	1		
LS_WDATA	В3	I	LPSDR ⁽¹⁾	Single	Write data for low speed interface	1.78
LS_CLK	B5	I	LPSDR	Single	Clock for low-speed interface	1.78
DMD_DEN_ARSTZ	B2	I	LPSDR		Asynchronous reset DMD signal. A low signal places the DMD in reset. A high signal releases the DMD from reset and places it in active mode.	0.85
LS_RDATA_A	В7	0	LPSDR	Single	Read data for low-speed interface	4.19
LS_RDATA_B	B4	0	LPSDR	Single	Read data for low-speed interface	2.18
POWER		1	"			
V _{BIAS} (3)	A6	Power			Supply voltage for positive bias level at	
V _{BIAS} (3)	A22	Power			micromirrors	
V _{OFFSET} (3)	B21	Power			Supply voltage for HVCMOS core	
V _{OFFSET} (3)	G2	Power			logic. Supply voltage for stepped high level at micromirror address electrodes. Supply voltage for offset level at micromirrors	
V _{RESET}	A5	Power			Supply voltage for negative reset level	
V _{RESET}	A23	Power			at micromirrors	
V _{DD} ⁽³⁾	C2	Power				
V_{DD}	A19	Power				
V_{DD}	A20	Power				
V_{DD}	A21	Power				
V_{DD}	B20	Power			Supply voltage for LVCMOS core logic.	
V_{DD}	D2	Power			Supply voltage for LPSDR inputs.	
V _{DD}	D3	Power			Supply voltage for normal high level at	
V_{DD}	D23	Power			micromirror address electrodes	
V_{DD}	E2	Power]	
V_{DD}	F2	Power]	
V _{DD}	F3	Power]	
V_{DD}	F23	Power			1	

表 5-1. Pin Functions - Connector Pins (continued)

PIN ⁽¹⁾		TYPE SIGNAL DATA RAT	DATA RATE	DESCRIPTION	PACKAGE NET	
NAME	NO.	TIPE	SIGNAL	DAIA KAIE	DESCRIPTION	LENGTH ⁽²⁾ (mm)
V_{DDI}	B6	Power				
V_{DDI}	B19	Power				
V_{DDI}	C3	Power				
V_{DDI}	C23	Power			Supply voltage for SubLVDS receivers	
V_{DDI}	E3	Power			Supply voltage for SubLVDS receivers	
V_{DDI}	E23	Power				
V_{DDI}	G3	Power				
V_{DDI}	G23	Power				
V _{SS}	A2	Ground				
V _{SS}	A3	Ground				
V _{SS}	A4	Ground			Ī	
V _{SS}	A7	Ground]	
V _{SS}	A24	Ground]	
V _{SS}	B22	Ground				
V _{SS}	B23	Ground				
V _{SS}	B24	Ground				
V _{SS}	C4	Ground				
V _{SS}	C7	Ground				
V _{SS}	C19	Ground				
V _{SS}	C22	Ground				
V _{SS}	E4	Ground			Common return Ground for all power	
V _{SS}	E7	Ground			J. Sand for all power	
V _{SS}	E19	Ground			1	
V _{SS}	E22	Ground]	
V _{SS}	G4	Ground			1	
V _{SS}	G7	Ground			1	
V _{SS}	G19	Ground			1	
V _{SS}	G22	Ground			1	
V _{SS}	G24	Ground]	
V _{SS}	H2	Ground			1	
V _{SS}	H3	Ground			1	
V _{SS}	H23	Ground			1	
V _{SS}	H24	Ground			1	

- (1) Low speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, Low Power Double Data Rate (LPDDR). See JESD209B.
- (2) Net trace lengths inside the package:
 - Relative dielectric constant for the FQM ceramic package is 9.8.
 - Propagation speed = 11.8 / sqrt (9.8) = 3.769 in/ns.
 - Propagation delay = 0.265 ns/inch = 265 ps/in = 10.43 ps/mm.
- (3) The following power supplies are all required to operate the DMD: V_{DD}, V_{DDI}, V_{OFFSET}, V_{BIAS}, V_{RESET}. All V_{SS} connections are also required.

表 5-2. Pin Functions - Test Pads

NUMBER	SYSTEM BOARD
A1	Do not connect.
A17	Do not connect.



表 5-2. Pin Functions – Test Pads (continued)

NUMBER	SYSTEM BOARD
A18	Do not connect.
B8	Do not connect.
B17	Do not connect.
B18	Do not connect.
C8	Do not connect.

6 Specifications

6.1 Absolute Maximum Ratings

see (1)

			MIN	MAX	UNIT
	V _{DD}	Supply voltage for LVCMOS core logic ⁽²⁾ Supply voltage for LPSDR low speed interface	-0.5	2.3	V
	V _{DDI}	Supply voltage for SubLVDS receivers ⁽²⁾	-0.5	2.3	V
	V _{OFFSET}	Supply voltage for HVCMOS and micromirror electrode ⁽²⁾ (3)	-0.5	11	V
Supply voltage	V _{BIAS}	Supply voltage for micromirror electrode ⁽²⁾	-0.5	19	V
	V _{RESET}	Supply voltage for micromirror electrode ⁽²⁾	-15	0.5	V
	V _{DDI} -V _{DD}	Supply voltage delta (absolute value) ⁽⁴⁾		0.3	V
	V _{BIAS} -V _{OFFSET}	Supply voltage delta (absolute value) ⁽⁵⁾		11	V
	V _{BIAS} -V _{RESET}	Supply voltage delta (absolute value) ⁽⁶⁾		34	V
Input voltage	Input voltage for other in	outs LPSDR ⁽²⁾	-0.5	V _{DD} + 0.5	V
Input voltage	Input voltage for other inputs SubLVDS ^{(2) (7)}			V _{DDI} + 0.5	V
Innut nine	V _{ID}	SubLVDS input differential voltage (absolute value) ⁽⁷⁾		810	mV
Input pins	I _{ID}	SubLVDS input differential current		10	mA
Clock	f_{clock}	Clock frequency for low speed interface LS_CLK		130	MHz
frequency	f_{clock}	Clock frequency for high speed interface DCLK		620	MHz
	T and T	Temperature—operational ⁽⁸⁾	-20	90	°C
Environmental	T _{ARRAY} and T _{WINDOW}	Temperature—non-operational ⁽⁸⁾	-40	90	°C
	T _{DELTA}	Absolute temperature delta between any point on the window edge and the ceramic test point TP1 ⁽⁹⁾		30	°C
	T _{DP}	Dew point—operating and non-operating		81	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values are with respect to the ground terminals (V_{SS}). The following power supplies are all required to operate the DMD: V_{DD}, V_{DDI}, V_{OFFSET}, V_{BIAS}, and V_{RESET}. All V_{SS} connections are also required.
- (3) V_{OFFSET} supply transients must fall within specified voltages.
- (4) Exceeding the recommended allowable absolute voltage difference between V_{DDI} and V_{DD} may result in excessive current draw.
- (5) Exceeding the recommended allowable absolute voltage difference between V_{BIAS} and V_{OFFSET} may result in excessive current draw.
- 6) Exceeding the recommended allowable absolute voltage difference between V_{BIAS} and V_{RESET} may result in excessive current draw.
- (7) This maximum input voltage rating applies when each input of a differential pair is at the same voltage potential. Sub-LVDS differential inputs must not exceed the specified limit or damage may result to the internal termination resistors.
- (8) The highest temperature of the active array (as calculated by the *Micromirror Array Temperature Calculation*) or of any point along the window edge as defined in ⋈ 7-1. The locations of thermal test points TP2, TP3, TP4, and TP5 in ⋈ 7-1 are intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.
- (9) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in Z 7-1. The window test points TP2, TP3, TP4, and TP5 shown in Z 7-1 are intended to result in the worst case delta. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.

6.2 Storage Conditions

applicable for the DMD as a component or non-operating in a system.

		MIN	MAX	UNIT
T _{DMD}	DMD storage temperature	-40	85	°C
T _{DP-AVG}	Average dew point temperature (non-condensing) ⁽¹⁾		24	°C
T _{DP-ELR}	Elevated dew point temperature range (non-condensing) ⁽²⁾	28	36	°C

Product Folder Links: DLP3310



applicable for the DMD as a component or non-operating in a system.

		MIN	MAX	UNIT
CT _{ELR}	Cumulative time in elevated dew point temperature range		6	Months

- (1) The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.
- (2) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT_{ELR}.

6.3 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

6.4 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)(1) (2)

<u> </u>		MIN	NOM	MAX	UNIT
SUPPLY VOLTAG	GE RANGE ⁽³⁾				
V_{DD}	Supply voltage for LVCMOS core logic Supply voltage for LPSDR low-speed interface	1.65	1.8	1.95	V
V_{DDI}	Supply voltage for SubLVDS receivers	1.65	1.8	1.95	V
V _{OFFSET}	Supply voltage for HVCMOS and micromirror electrode ⁽⁴⁾	9.5	10	10.5	V
V _{BIAS}	Supply voltage for mirror electrode	17.5	18	18.5	V
V _{RESET}	Supply voltage for micromirror electrode	-14.5	-14	-13.5	V
V _{DDI} -V _{DD}	Supply voltage delta (absolute value) ⁽⁵⁾			0.3	V
V _{BIAS} -V _{OFFSET}	Supply voltage delta (absolute value) ⁽⁶⁾			10.5	V
V _{BIAS} -V _{RESET}	Supply voltage delta (absolute value) ⁽⁷⁾			33	V
CLOCK FREQUE	NCY				
$f_{ m clock}$	Clock frequency for low speed interface LS_CLK ⁽⁸⁾	108		120	MHz
f_{clock}	Clock frequency for high speed interface DCLK ⁽⁹⁾	300		540	MHz
	Duty cycle distortion DCLK	44%		56%	
SUBLVDS INTER	PFACE ⁽⁹⁾				
V _{ID}	SubLVDS input differential voltage (absolute value). See ⊠ 6-8, ⊠ 6-9.	150	250	350	mV
V _{CM}	Common mode voltage. See 図 6-8, 図 6-9.	700	900	1100	mV
V _{SUBLVDS}	SubLVDS voltage. See ☒ 6-8, ☒ 6-9.	575		1225	mV
Z _{LINE}	Line differential impedance (PWB/trace)	90	100	110	Ω
Z _{IN}	Internal differential termination resistance. See 図 6-10.	80	100	120	Ω
	100-Ω differential PCB trace	6.35		152.4	mm
ENVIRONMENTA	NL .				
T _{ARRAY}	Array temperature – long-term operational ⁽¹⁰⁾ (11) (12) (13)	0	4	0 to 70 ⁽¹²⁾	°C
	Array temperature – short-term operational, 25 hr max ⁽¹¹⁾ (14)	-20		-10	°C
	Array temperature – short-term operational, 500 hr max ⁽¹¹⁾ (14)	-10		0	°C
	Array temperature – short-term operational, 500 hr max ⁽¹¹⁾ (14)	70		75	°C
T _{WINDOW}	Window temperature – operational ⁽¹⁵⁾ (16)			90	°C
T _{DELTA}	Absolute temperature delta between any point on the window edge and the ceramic test point TP1 ⁽¹⁷⁾			15	°C
T _{DP-AVG}	Average dew point temperature, non-condensing ⁽¹⁸⁾			24	°C
T _{DP-ELR}	Elevated dew point temperature range, non-condensing ⁽¹⁹⁾	28		36	°C
CT _{ELR}	Cumulative time in elevated dew point temperature range			6	Months

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: DLPS124

6.4 Recommended Operating Conditions (continued)

Over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	NOM	MAX	UNIT
ILLUMINATION					
ILL _{UV}	Illumination power at wavelengths < 410 nm ⁽¹⁰⁾			10	mW/cm ²
ILL _{VIS}	Illumination power at wavelengths ≥ 410 nm and ≤ 800 nm ⁽²⁰⁾			26.1	W/cm ²
ILL _{IR}	Illumination power at wavelengths > 800 nm			10	mW/cm ²
ILL _{BLU}	Illumination power at wavelengths ≥ 410 nm and ≤ 475 nm ⁽²⁰⁾			8.3	W/cm ²
ILL _{BLU1}	Illumination power at wavelengths ≥ 410 nm and ≤ 445 nm ⁽²⁰⁾			1.5	W/cm ²
ILL _θ	Illumination marginal ray angle ⁽¹⁶⁾			55	deg

- The following power supplies are all required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, and VRESET. All VSS connections are also required.
- (2) The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by the Recommended Operating Conditions. No level of performance is implied when operating the device above or below the Recommended Operating Conditions limits.
- All voltage values are with respect to the ground pins (V_{SS}).
- V_{OFFSET} supply transients must fall within specified max voltages. (4)
- To prevent excess current, the supply voltage delta $|V_{DDI} V_{DD}|$ must be less than the specified limit. (5)
- (6)
- To prevent excess current, the supply voltage delta $|V_{BIAS} V_{OFFSET}|$ must be less than the specified limit. To prevent excess current, the supply voltage delta $|V_{BIAS} V_{RESET}|$ must be less than the specified limit. (7)
- LS CLK must run as specified to ensure internal DMD timing for reset waveform commands.
- Refer to the SubLVDS timing requirements in *Timing Requirements*.
- Simultaneous exposure of the DMD to the maximum Recommended Operating Conditions for temperature and UV illumination will reduce device lifetime.
- (11) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in Z 7-1 and the package thermal resistance using the Micromirror Array Temperature Calculation.
- (12) Per 🗵 6-1, the maximum operational array temperature should be derated based on the micromirror landed duty cycle that the DMD experiences in the end application. Refer to セクション 7.8 for a definition of micromirror landed duty cycle.
- (13) Long-term is defined as the useful life of the device.
- (14) Short-term is the total cumulative time over the useful life of the device.
- (15) The locations of thermal test points TP2, TP3, TP4, and TP5 shown in 🗵 7-1 are intended to measure the highest window edge temperature. For most applications, the locations shown are representative of the highest window edge temperature. If a particular application causes additional points on the window edge to be at a higher temperature, test points should be added to those locations.
- (16) The maximum marginal ray angle of the incoming illumination light at any point in the micromirror array, including Pond of Micromirrors (POM), should not exceed 55 degrees from the normal to the device array plane. The device window aperture has not necessarily been designed to allow incoming light at higher maximum angles to pass to the micromirrors, and the device performance has not been tested nor qualified at angles exceeding this. Illumination light exceeding this angle outside the micromirror array (including POM) will contribute to thermal limitations described in this document, and may negatively affect lifetime.
- (17) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge shown in 🗵 7-1. The window test points TP2, TP3, TP4, and TP5 shown in 🗵 7-1 are intended to result in the worst case delta temperature. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.
- (18) The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.
- (19) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT_{ELR}.
- The maximum allowable optical power incident on the DMD is limited by the maximum optical power density for each wavelength range specified and the micromirror array temperature (TARRAY).






図 6-1. Maximum Recommended Array Temperature—Derating Curve

Product Folder Links: DLP3310



6.5 Thermal Information

		DLP3310	
	THERMAL METRIC ⁽¹⁾	FQM (LGA)	UNIT
		92 PINS	
Thermal resistance	Active area to test point 1 (TP1)	6.0	°C/W

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the package within the temperature range specified in *Recommended Operating Conditions*. The total heat load on the DMD is largely driven by the incident light absorbed by the active area; although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array. Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.

6.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS ⁽²⁾	MIN TY	P MAX	UNIT
CURREN	т				
	C	V _{DD} = 1.95 V		135	^
I _{DD}	Supply current: V _{DD} ⁽³⁾ ⁽⁴⁾	V _{DD} = 1.8 V	123	6	mA
1	Supply surrent V (3) (4)	V _{DDI} = 1.95 V		35.34	m Λ
I _{DDI}	Supply current: V _{DDI} ^{(3) (4)}	V _{DD} = 1.8 V	3	2	mA
1	Supply current: V _{OFFSET} ⁽⁵⁾ ⁽⁶⁾	V _{OFFSET} = 10.5 V		2.55	m Λ
IOFFSET		V _{OFFSET} = 10 V	2	5	mA
ı	Supply current: V (5) (6)	V _{BIAS} = 18.5 V		1.25	mΛ
I _{BIAS}	Supply current: V _{BIAS} ⁽⁵⁾ ⁽⁶⁾	V _{BIAS} = 18 V	1.	2	mA
	Supply current: V _{RESET} ⁽⁶⁾	V _{RESET} = -14.5 V		-2.55	mA
I _{RESET}	Supply Current. VRESET	V _{RESET} = -14 V	-2	5	ША
POWER ⁽⁷			•		
n	Supply power dissipation: V _{DD} ⁽³⁾ ⁽⁴⁾	V _{DD} = 1.95 V		263.25	m\A/
P_{DD}		V _{DD} = 1.8 V	222.4	8	mW
P _{DDI}	Supply power dissipation: V _{DDI} ⁽³⁾ ⁽⁴⁾	V _{DDI} = 1.95 V		68.91	mW
	Supply power dissipation. VDDI	V _{DD} = 1.8 V	57	6	IIIVV
D	Supply power dissipation: V _{OFFSET} (5) (6)	V _{OFFSET} = 10.5 V		26.78	mW
P _{OFFSET}		V _{OFFSET} = 10 V	2	5	IIIVV
D	Complement discipation (5) (6)	V _{BIAS} = 18.5 V		23.13	mW
P _{BIAS}	Supply power dissipation: V _{BIAS} ⁽⁵⁾ (6)	V _{BIAS} = 18 V	21	6	IIIVV
В	Supply power dissipation: V _{RESET} (6)	V _{RESET} = -14.5 V		36.98	mW
P _{RESET}	Supply power dissipation. VRESET	V _{RESET} = -14 V	3	5	IIIVV
P _{TOTAL}	Supply power dissipation: Total		361.6	8 419.05	mW
LPSDR IN	IPUT ⁽⁸⁾				
V _{IH(DC)}	DC input high voltage ⁽⁹⁾		0.7 × V _{DD}	V _{DD} + 0.3	V
V _{IL(DC)}	DC input low voltage ⁽⁹⁾		-0.3	0.3 × V _{DD}	V
V _{IH(AC)}	AC input high voltage ⁽⁹⁾		0.8 × V _{DD}	V _{DD} + 0.3	V
V _{IL(AC)}	AC input low voltage ⁽⁹⁾		-0.3	0.2 × V _{DD}	V
ΔV_T	Hysteresis (V _{T+} – V _{T-})	図 6-10	0.1 × V _{DD}	0.4 × V _{DD}	V
I _{IL}	Low-level input current	V _{DD} = 1.95 V; V _I = 0 V	-100		nA
I _{IH}	High-level input current	V _{DD} = 1.95 V; V _I = 1.95 V		100	nA
LPSDR O	UTPUT ⁽¹⁰⁾	1	'		
V _{OH}	DC output high voltage	I _{OH} = -2 mA	0.8 × V _{DD}		V



6.6 Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS(2)	MIN	TYP	MAX	UNIT
V _{OL}	DC output low voltage	I _{OL} = 2 mA			0.2 × V _{DD}	V
CAPACITA	ANCE					
C	Input capacitance LPSDR	f = 1 MHz			10	pF
C _{IN}	Input capacitance SubLVDS	f = 1 MHz			20	pF
C _{OUT}	Output capacitance	f = 1 MHz			10	pF
C _{RESET}	Reset group capacitance	f = 1 MHz; (768 × 344) micromirrors	400		500	pF

- (1) Device electrical characteristics are in Recommended Operating Conditions, unless otherwise noted.
- (2) All voltage values are with respect to the ground pins (V_{SS}).
- (3) To prevent excess current, the supply voltage delta $|V_{DDI} V_{DD}|$ must be less than the specified limit.
- (4) Supply power dissipation based on non–compressed commands and data.
- (5) To prevent excess current, the supply voltage delta |V_{BIAS} V_{OFFSET}| must be less than the specified limit.
- (6) Supply power dissipation based on 3 global resets in 200 μs.
- (7) The following power supplies are all required to operate the DMD: V_{DD}, V_{DDI}, V_{OFFSET}, V_{BIAS}, V_{RESET}. All V_{SS} connections are also required.
- (8) LPSDR specifications are for pins LS_CLK and LS_WDATA.
- (9) Low-speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, Low-Power Double Data Rate (LPDDR) JESD209B.
- (10) LPSDR specification is for pin LS_RDATA.

6.7 Timing Requirements

Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.

			MIN	NOM	MAX	UNIT
LPSDR						
t _r	Rise slew rate ⁽¹⁾	(30% to 80%) × V _{DD} . See ⊠ 6-3.	1		3	V/ns
t_f	Fall slew rate ⁽¹⁾	(70% to 20%) × V _{DD} . See ☑ 6-3.	1		3	V/ns
t _r	Rise slew rate ⁽²⁾	(20% to 80%) × V _{DD} . See ⊠ 6-3.	0.25			V/ns
t_f	Fall slew rate ⁽²⁾	(80% to 20%) × V _{DD} . See ☑ 6-3.	0.25			V/ns
t _c	Cycle time LS_CLK,	See ☑ 6-2.	7.7	8.3		ns
t _{W(H)}	Pulse duration LS_CLK high	50% to 50% reference points. See ☑ 6-2.	3.1			ns
t _{W(L)}	Pulse duration LS_CLK low	50% to 50% reference points. See ☑ 6-2.	3.1			ns
t _{su}	Setup time	LS_WDATA valid before LS_CLK ↑. See ☑ 6-2.	1.5			ns
t _h	Hold time	LS_WDATA valid after LS_CLK ↑. See ☑ 6-2.	1.5			ns
t _{WINDOW}	Window time ^{(1) (3)}	Setup time + Hold time, ⊠ 6-2	3			ns
t _{DERATING}	Window time derating ⁽¹⁾ (3)	For each 0.25 V/ns reduction in slew rate below 1 V/ns. See ☑ 6-5.		0.35		ns


Product Folder Links: *DLP3310*

6.7 Timing Requirements (continued)

Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.

			MIN	NOM	MAX	UNIT
SubLVDS						
t _r	Rise slew rate	20% to 80% reference points. See 図 6-4.	0.7	1		V/ns
t_f	Fall slew rate	80% to 20% reference points. See 図 6-4.	0.7	1		V/ns
t _c	Cycle time DCLK	See ☑ 6-6.	1.79	1.85		ns
t _{W(H)}	Pulse duration DCLK high	50% to 50% reference points. See 図 6-6.	0.79			ns
t _{W(L)}	Pulse duration DCLK low	50% to 50% reference points. See ⊠ 6-6.	0.79			ns
t _{su}	Setup time	D(0:7) valid before DCLK ↑ or DCLK ↓ . See ⊠ 6-6.				
t _h	Hold time	D(0:7) valid after DCLK ↑ or DCLK ↓ . See ☒ 6-6.				
t _{WINDOW}	Window time	Setup time + Hold time. See ☒ 6-6, ☒ 6-7.			3.0	ns
t _{LVDS-} ENABLE+REFGEN	Power-up receiver ⁽⁴⁾				2000	ns

- (1) Specification is for LS_CLK and LS_WDATA pins. Refer to LPSDR input rise slew rate and fall slew rate in 🗵 6-3.
- (2) Specification is for DMD_DEN_ARSTZ pin. Refer to LPSDR input rise and fall slew rate in ☑ 6-3.
- (3) Window time derating example: 0.5-V/ns slew rate increases the window time by 0.7 ns, from 3 to 3.7 ns.
- (4) Specification is for SubLVDS receiver time only and does not take into account commanding and latency after commanding.



Low-speed interface is LPSDR and adheres to the *Electrical Characteristics* and AC/DC Operating Conditions table in JEDEC Standard No. 209B, *Low Power Double Data Rate (LPDDR)* JESD209B.

図 6-2. LPSDR Switching Parameters




図 6-3. LPSDR Input Rise and Fall Slew Rate





図 6-4. SubLVDS Input Rise and Fall Slew Rate

English Data Sheet: DLPS124






図 6-5. Window Time Derating Concept





図 6-6. SubLVDS Switching Parameters





Note: Refer to High Speed Interface for details.

図 6-7. High-Speed Training Scan Window




図 6-8. SubLVDS Voltage Parameters




図 6-9. SubLVDS Waveform Parameters

English Data Sheet: DLPS124




図 6-10. SubLVDS Equivalent Input Circuit




図 6-11. LPSDR Input Hysteresis





図 6-12. LPSDR Read Out

Data Sheet Timing Reference Point



See *Timing* for more information.

図 6-13. Test Load Circuit for Output Propagation Measurement



6.8 Switching Characteristics

See(1).

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t _{PD}	Output propagation, clock to Q, rising edge of LS_CLK input to LS_RDATA output (See 🗵 6-12.)	C _L = 45 pF		15	ns
	Slew rate, LS_RDATA		0.5		V/ns
	Output duty cycle distortion, LS_RDATA		40%	60%	

⁽¹⁾ Device electrical characteristics are over Recommended Operation Conditions unless otherwise noted.

6.9 System Mounting Interface Loads

PARAMETER	MIN	NOM	MAX	UNIT		
Maximum system mounting interface load to be applied to the:						
Thermal Interface Area ⁽¹⁾			60	N		
Clamping and Electrical Interface Area ⁽¹⁾			110	N		

(1) Uniformly distributed within area shown in ⊠ 6-14.




図 6-14. System Interface Loads



6.10 Micromirror Array Physical Characteristics

	PARAMETER			
Number of active columns	See ⊠ 6-15 ⁽²⁾ .	1368	micromirrors	
Number of active rows	See ⊠ 6-15 ⁽²⁾ .	768	micromirrors	
Micromirror (pixel) pitch	See ☑ 6-16.	5.4	μm	
Micromirror active array width	Micromirror pitch × number of active columns; see ⊠ 6-15.	7.387	mm	
Micromirror active array height	Micromirror pitch × number of active rows; see ⊠ 6-15.	4.147	mm	
Micromirror active border	Pond of micromirror (POM) ⁽¹⁾	20	micromirrors/side	

- (1) The structure and qualities of the border around the active array includes a band of partially functional micromirrors called the POM. These micromirrors are structurally and/or electrically prevented from tilting toward the bright or ON state, but still require an electrical bias to tilt toward OFF.
- (2) The fast switching speed of the DMD micromirrors combined with advanced DLP image processing algorithms enable each micromirror to display two distinct pixels on the screen during every frame, resulting in a full 1920 × 1080 pixel image being displayed.




図 6-15. Micromirror Array Physical Characteristics




図 6-16. Mirror (Pixel) Pitch



6.11 Micromirror Array Optical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Micromirror tilt ang	lle	DMD landed state ⁽¹⁾		17		degree
Micromirror tilt ang	le tolerance ^{(2) (3) (4) (5)}		-1.4		1.4	degree
Mioromirror tilt dire	ation(6) (7)	Landed ON state		180		dograa
Micromirror tilt direction ^{(6) (7)}		Landed OFF state		270		degree
Micromirror crosso	over time ⁽⁸⁾	Typical performance		1	3	
Micromirror switching time ⁽⁹⁾		Typical performance	10			μs
	Bright pixel(s) in active area ⁽¹¹⁾	Gray 10 Screen ⁽¹²⁾			0	
	Bright pixel(s) in the POM ⁽¹³⁾	Gray 10 Screen ⁽¹²⁾			1	
Image performance ⁽¹⁰⁾	Dark pixel(s) in the active area ⁽¹⁴⁾	White Screen			4	micromirrors
	Adjacent pixel(s) ⁽¹⁵⁾	Any Screen			0	
	Unstable pixel(s) in active area ⁽¹⁶⁾	Any Screen			0	

- (1) Measured relative to the plane formed by the overall micromirror array.
- (2) Additional variation exists between the micromirror array and the package datums.
- (3) Represents the landed tilt angle variation relative to the nominal landed tilt angle.
- (4) Represents the variation that can occur between any two individual micromirrors, located on the same device or located on different devices
- (5) For some applications, it is critical to account for the micromirror tilt angle variation in the overall system optical design. With some system optical designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some system optical designs, the micromirror tilt angle variation between devices may result in colorimetry variations, system efficiency variations, or system contrast variations.
- (6) When the micromirror array is landed (not parked), the tilt direction of each individual micromirror is dictated by the binary contents of the CMOS memory cell associated with each individual micromirror. A binary value of 1 results in a micromirror landing in the ON state direction. A binary value of 0 results in a micromirror landing in the OFF state direction. See 🗵 6-17.
- (7) Micromirror tilt direction is measured as in a typical polar coordinate system: Measuring counter-clockwise from a 0° reference which is aligned with the +X Cartesian axis.
- (8) The time required for a micromirror to nominally transition from one landed state to the opposite landed state.
- (9) The minimum time between successive transitions of a micromirror.
- (10) Conditions of Acceptance: All DMD image quality returns will be evaluated using the following projected image test conditions:

Test set degamma shall be linear

Test set brightness and contrast shall be set to nominal

The diagonal size of the projected image shall be a minimum of 20 inches

The projections screen shall be 1X gain

The projected image shall be inspected from a 38 inch minimum viewing distance

The image shall be in focus during all image quality tests

- (11) Bright pixel definition: A single pixel or mirror that is stuck in the ON position and is visibly brighter than the surrounding pixels
- (12) Gray 10 screen definition: All areas of the screen are colored with the following settings:

Red = 10/255 Green = 10/255

Blue = 10/255

Submit Document Feedback

- (13) POM definition: Rectangular border of off-state mirrors surrounding the active area
- (14) Dark pixel definition: A single pixel or mirror that is stuck in the OFF position and is visibly darker than the surrounding pixels
- (15) Adjacent pixel definition: Two or more stuck pixels sharing a common border or common point, also referred to as a cluster
- (16) Unstable pixel definition: A single pixel or mirror that does not operate in sequence with parameters loaded into memory. The unstable pixel appears to be flickering asynchronously with the image

English Data Sheet: DLPS124

Not to Scale




図 6-17. Landed Pixel Orientation and Tilt



6.12 Window Characteristics

PAR	AMETER ⁽¹⁾	MIN	NOM	MAX	UNIT
Window material		Corning Eagle XG			
Window refractive index		1.5119			
Window aperture ⁽²⁾				See ⁽²⁾	
Illumination overfill ⁽³⁾			See ⁽³⁾		
Window transmittance, single-pass through both surfaces and glass	Minimum within the wavelength range 420 to 680 nm. Applies to all angles 0° to 30° AOI.	97%			
Window Transmittance, single-pass through both surfaces and glass	Average over the wavelength range 420 to 680 nm. Applies to all angles 30° to 45° AOI.	97%			

- (1) See セクション 7.5 for more information.
- (2) See the package mechanical characteristics for details regarding the size and location of the window aperture.
- (3) The active area of the DLP3310 device is surrounded by an aperture on the inside of the DMD window surface that masks structures of the DMD device assembly from normal view. The aperture is sized to anticipate several optical conditions. Overfill light illuminating the area outside the active array can scatter and create adverse effects to the performance of an end application using the DMD. The illumination optical system should be designed to limit light flux incident outside the active array to less than 10% of the average flux level in the active area. Depending on the particular system's optical architecture and assembly tolerances, the amount of overfill light on the outside of the active array may cause system performance degradation.

6.13 Chipset Component Usage Specification

注

TI assumes no responsibility for image quality artifacts or DMD failures caused by optical system operating conditions exceeding limits described previously.

The DLP3310 is a component of one or more DLP® chipsets. Reliable function and operation of the DLP3310 requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology consists of the TI technology and devices for operating or controlling a DLP DMD.

6.14 Software Requirements

注意

The DLP3310 DMD has mandatory software requirements. Refer to *Software Requirements for TI DLP®Pico™ TRP Digital Micromirror Devices* application report for additional information. Failure to use the specified software will result in failure at power up.

Product Folder Links: DLP3310

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




7 Detailed Description

7.1 Overview

The DLP3310 is a 0.33 inch diagonal spatial light modulator of aluminum micromirrors. Pixel array size is 1368 columns by 768 rows in a square grid pixel arrangement. The fast switching speed of the DMD micromirrors combined with advanced DLP image processing algorithms enables each micromirror to display two distinct pixels on the screen during every frame, resulting in a full 1920 x 1080 pixel image being displayed. The electrical interface is Sub Low Voltage Differential Signaling (SubLVDS) data.

The DLP3310 is part of the chipset composed of the DLP3310 DMD, DLPC3437 controller, and DLPA3000/DLPA3005 PMIC/LED driver. To ensure reliable operation, the DLP3310 DMD must always be used with the DLPC3437 controller and the DLPA3000/DLPA3005 PMIC/LED drivers.

7.2 Functional Block Diagram



A. Details omitted for clarity.

7.3 Feature Description

7.3.1 Power Interface

The power management IC DLPA3000/DLPA3005 contains three regulated DC supplies for the DMD reset circuitry: V_{BIAS} , V_{RESET} , and V_{OFFSET} , as well as the two regulated DC supplies for the DLPC3437 controller.

7.3.2 Low-Speed Interface

The Low Speed Interface handles instructions that configure the DMD and control reset operation. LS_CLK is the low–speed clock, and LS_WDATA is the low speed data input.

7.3.3 High-Speed Interface

The purpose of the high-speed interface is to transfer pixel data rapidly and efficiently, making use of high speed DDR transfer and compression techniques to save power and time. The high-speed interface is composed of differential SubLVDS receivers for inputs, with a dedicated clock.

7.3.4 Timing

The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account.

6-13 shows an equivalent test load circuit for the output under test. Timing reference loads are not intended as a precise representation of any particular system environment or depiction of the actual load presented by a production test. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

7.4 Device Functional Modes

DMD functional modes are controlled by the DLPC3437 controller. For more information, see the *DLPC3437 DLPC3437 Display Controller Data Sheet* or contact a TI applications engineer.

7.5 Optical Interface and System Image Quality Considerations

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. Optimizing system optical performance and image quality strongly relate to optical system design parameter trades. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

7.5.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This angle should not exceed the nominal device micromirror tilt angle unless appropriate apertures are added in the illumination and/or projection pupils to block out flat-state and stray light from the projection lens. The micromirror tilt angle defines DMD capability to separate the "ON" optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the micromirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle (and vice versa), contrast degradation and objectionable artifacts in the display border and/or active area could occur.

7.5.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display's border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

Submit Document Feedback Copy

7.5.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view, and is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. The illumination optical system should be designed to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular system's optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.

7.6 Micromirror Array Temperature Calculation




図 7-1. DMD Thermal Test Points



Micromirror array temperature cannot be measured directly, therefore it must be computed analytically from measurement points on the outside of the package, the package thermal resistance, the electrical power, and the illumination heat load. The relationship between array temperature and the reference ceramic temperature (thermal test TP1 in ⊠ 7-1) is provided by the following equations:

$$T_{ARRAY} = T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC})$$

$$Q_{ARRAY} = Q_{ELECTRICAL} + Q_{ILLUMINATION}$$

where

- T_{ARRAY} = Computed array temperature (°C)
- T_{CERAMIC} = Measured ceramic temperature (°C) (TP1 location)
- R_{ARRAY-TO-CERAMIC} = Thermal resistance of package specified in *Thermal Information* from array to ceramic TP1 (°C/ Watt)
- Q_{ARRAY} = Total DMD power on the array (W) (electrical + absorbed)
- Q_{ELECTRICAL} = Nominal electrical power (W)
- Q_{INCIDENT} = Incident illumination optical power (W)
- Q_{ILLUMINATION} = (DMD average thermal absorptivity × Q_{INCIDENT}) (W)
- DMD average thermal absorptivity = 0.4

The electrical power dissipation of the DMD is variable and depends on the voltages, data rates and operating frequencies. A nominal electrical power dissipation to use when calculating array temperature is 0.16 Watts. The absorbed power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. The equations shown above are valid for a single chip or multichip DMD system. It assumes an illumination distribution of 83.7% on the active array, and 16.3% on the array border.

The sample calculation for a typical projection application is as follows:

```
Q_{INCIDENT} = 5.9 W (measured)
T<sub>CERAMIC</sub> = 52.0°C (measured)
Q<sub>FLFCTRICAL</sub> = 0.16 W
Q_{ARRAY} = 0.16 \text{ W} + (0.40 \times 5.9 \text{ W}) = 2.52 \text{ W}
T_{ARRAY} = 52.0^{\circ}C + (2.52 \text{ W} \times 6.0^{\circ}\text{C/W}) = 67.1^{\circ}\text{C}
```

7.7 Micromirror Power Density Calculation

The calculation of the optical power density of the illumination on the DMD in the different wavelength bands uses the total measured optical power on the DMD, percent illumination overfill, area of the active array, and ratio of the spectrum in the wavelength band of interest to the total spectral optical power.

- ILL_{UV} = [OP_{UV-RATIO} × Q_{INCIDENT}] × 1000 ÷ A_{ILL} (mW/cm²)
- $ILL_{VIS} = [OP_{VIS-RATIO} \times Q_{INCIDENT}] \div A_{ILL} (W/cm^2)$
- ILL_{IR} = $[OP_{IR-RATIO} \times Q_{INCIDENT}] \times 1000 \div A_{ILL} (mW/cm^2)$
- $ILL_{BLU} = [OP_{BLU-RATIO} \times Q_{INCIDENT}] \div A_{ILL} (W/cm^2)$
- $ILL_{BLU1} = [OP_{BLU1-RATIO} \times Q_{INCIDENT}] \div A_{ILL} (W/cm^2)$



• $A_{ILL} = A_{ARRAY} \div (1 - OV_{ILL}) (cm^2)$

where:

- ILL_{UV} = UV illumination power density on the DMD (mW/cm²)
- ILL_{VIS} = VIS illumination power density on the DMD (W/cm²)
- ILL_{IR} = IR illumination power density on the DMD (mW/cm²)
- ILL_{BLU} = BLU illumination power density on the DMD (W/cm²)
- ILL_{BLU1} = BLU1 illumination power density on the DMD (W/cm²)
- A_{ILL} = illumination area on the DMD (cm²)
- Q_{INCIDENT} = total incident optical power on DMD (W) (measured)
- A_{ARRAY} = area of the array (cm²) (data sheet)
- OV_{III} = percent of total illumination on the DMD outside the array (%) (optical model)
- OP_{UV-RATIO} = ratio of the optical power for wavelengths <410 nm to the total optical power in the illumination spectrum (spectral measurement)
- OP_{VIS-RATIO} = ratio of the optical power for wavelengths ≥410 and ≤800 nm to the total optical power in the illumination spectrum (spectral measurement)
- OP_{IR-RATIO} = ratio of the optical power for wavelengths >800 nm to the total optical power in the illumination spectrum (spectral measurement)
- OP_{BLU-RATIO} = ratio of the optical power for wavelengths ≥410 and ≤475 nm to the total optical power in the illumination spectrum (spectral measurement)
- OP_{BLU1-RATIO} = ratio of the optical power for wavelengths ≥410 and ≤445 nm to the total optical power in the illumination spectrum (spectral measurement)

The illumination area varies and depends on the illumination overfill. The total illumination area on the DMD is the array area and overfill area around the array. The optical model is used to determine the percent of the total illumination on the DMD that is outside the array (OV_{ILL}) and the percent of the total illumination that is on the active array. From these values the illumination area (A_{ILL}) is calculated. The illumination is assumed to be uniform across the entire array.

From the measured illumination spectrum, the ratio of the optical power in the wavelength bands of interest to the total optical power is calculated.

Sample calculation:

Q_{INCIDENT} = 5.9 W (measured)

 $A_{ARRAY} = (0.73872 \times 0.41472) = 0.3064 \text{ cm}^2 \text{ (data sheet)}$

OV_{ILL} = 16.3% (optical model)

OP_{UV-RATIO} = 0.00021 (spectral measurement)

OP_{VIS-RATIO} = 0.99977 (spectral measurement)

OP_{IR-RATIO} = 0.00002 (spectral measurement)

OP_{BLU-RATIO} = 0.28100 (spectral measurement)

OP_{BLU1-RATIO} = 0.03200 (spectral measurement)



$$\begin{split} &A_{ILL} = 0.3064 \div (1 - 0.163) = 0.3660 \text{ cm}^2 \\ &ILL_{UV} = [0.00021 \times 5.90 \text{W}] \times 1000 \div 0.3660 \text{ cm}^2 = 3.385 \text{ mW/cm}^2 \\ &ILL_{VIS} = [0.99977 \times 5.90 \text{W}] \div 0.3660 \text{ cm}^2 = 16.12 \text{ W/cm}^2 \\ &ILL_{IR} = [0.00002 \times 5.90 \text{W}] \times 1000 \div 0.3660 \text{ cm}^2 = 0.322 \text{ mW/cm}^2 \\ &ILL_{BLU} = [0.28100 \times 5.90 \text{W}] \div 0.3660 \text{ cm}^2 = 4.53 \text{ W/cm}^2 \\ &ILL_{BIJJ} = [0.03200 \times 5.90 \text{W}] \div 0.3660 \text{ cm}^2 = 0.52 \text{ W/cm}^2 \end{split}$$

7.8 Micromirror Landed-On/Landed-Off Duty Cycle

7.8.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the ON state versus the amount of time the same micromirror is landed in the OFF state.

As an example, a landed duty cycle of 75/25 indicates that the referenced pixel is in the ON state 75% of the time and in the OFF state 25% of the time, whereas 25/75 would indicate that the pixel is in the ON state 25% of the time. Likewise, 50/50 indicates that the pixel is ON 50% of the time and OFF 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (ON or OFF), the two numbers (percentages) nominally add to 100.

7.8.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD's micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD's usable life.

It is the symmetry and asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

7.8.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD Temperature and Landed Duty Cycle interact to affect the DMD's usable life, and this interaction can be exploited to reduce the impact that an asymmetrical Landed Duty Cycle has on the DMD's usable life. This is quantified in the de-rating curve shown in 🗵 6-1. The importance of this curve is that:

- All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).
- All points below this curve represent higher usable life (and the further away from the curve, the higher the usable life).

In practice, this curve specifies the Maximum Operating DMD Temperature that the DMD should be operated at for a given long-term average Landed Duty Cycle.

7.8.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the nominal landed duty cycle of a given pixel is determined by the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel will experience very close to a 100/0 landed duty cycle during that time period. Likewise, when displaying pure-black, the pixel will experience very close to a 0/100 landed duty cycle.

Product Folder Links: DLP3310

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the landed duty cycle tracks one-to-one with the gray scale value, as shown in 表 7-1.

表 7-1. Grayscale Value and Landed Duty Cycle

Grayscale Value	Nominal Landed Duty Cycle
0%	0/100
10%	10/90
20%	20/80
30%	30/70
40%	40/60
50%	50/50
60%	60/40
70%	70/30
80%	80/20
90%	90/10
100%	100/0

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color cycle time for each primary color, where "color cycle time" is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

During a given period of time, the landed duty cycle of a given pixel can be calculated as follows:

where

Red_Cycle_%, Green_Cycle_%, and Blue_Cycle_% represent the percentage of the frame time that Red, Green, and Blue are displayed (respectively) to achieve the desired white point.

For example, assume that the red, green and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the Landed Duty Cycle for various combinations of red, green, blue color intensities would be as shown in $\frac{1}{8}$ 7-2.

表 7-2. Example Landed Duty Cycle for Full-Color
Pixels

Red Cycle	Green Cycle	Blue Cycle
Percentage	Percentage	Percentage
50%	20%	30%

Red Scale Value	Green Scale Value	Blue Scale Value	Nominal Landed Duty Cycle
0%	0%	0%	0/100
100%	0%	0%	50/50
0%	100%	0%	20/80
0%	0%	100%	30/70
12%	0%	0%	6/94
0%	35%	0%	7/93
0%	0%	60%	18/82



Red Scale Value	Green Scale Value	Blue Scale Value	Nominal Landed Duty Cycle
100%	100%	0%	70/30
0%	100%	100%	50/50
100%	0%	100%	80/20
12%	35%	0%	13/87
0%	35%	60%	25/75
12%	0%	60%	24/76
100%	100%	100%	100/0

The last factor to account for in estimating the Landed Duty Cycle is any applied image processing. Within the DLP Controller DLPC3437, the two functions which affect Landed Duty Cycle are Gamma and IntelliBright[™].

Gamma is a power function of the form $Output_Level = A \times Input_Level^{Gamma}$, where A is a scaling factor that is typically set to 1.

In the DLPC3430/DLPC3435 controller, gamma is applied to the incoming image data on a pixel-by-pixel basis. A typical gamma factor is 2.2, which transforms the incoming data as shown in \boxtimes 7-2.




図 7-2. Example of Gamma = 2.2

From \boxtimes 7-2, if the gray scale value of a given input pixel is 40% (before gamma is applied), then gray scale value will be 13% after gamma is applied. Therefore, it can be seen that since gamma has a direct impact displayed gray scale level of a pixel, it also has a direct impact on the landed duty cycle of a pixel.

The IntelliBright algorithms content adaptive illumination control (CAIC) and local area brightness boost (LABB) also apply transform functions on the gray scale level of each pixel.

But while the amount of gamma applied to every pixel (of every frame) is constant (the exponent, gamma, is constant), CAIC and LABB are both adaptive functions that can apply a different amounts of either boost or compression to every pixel of every frame.

Product Folder Links: DLP3310

Consideration must also be given to any image processing which occurs before the DLPC3437 controller.



8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The DMDs are spatial light modulators which reflect incoming light from an illumination source to one of two directions, with the primary direction being into a projection or collection optic. Each application is derived primarily from the optical architecture of the system and the format of the data coming into the dual DLPC3437 controllers. The new high tilt pixel in the side-illuminated DMD increases brightness performance and enables a smaller system footprint for thickness constrained applications. Applications of interest include projection embedded in display devices like battery powered mobile accessory full HD projectors, battery powered smart full HD projectors, digital signage, interactive surface projection, low latency gaming displays, interactive displays, and wearable displays.

DMD power-up and power-down sequencing is strictly controlled by the DLPA3000/DLPA3005. Refer to $\[\] \] \$ 9 for power-up and power-down specifications. To ensure reliable operation, the DLPA310 DMD must always be used with two DLPC3437 controllers and a DLPA3000/DLPA3005 PMIC/LED driver.

8.2 Typical Application

A common application when using a DLP3310 DMD and two DLPC3437s is for creating a pico-projector that can be used as an accessory to a smartphone, tablet or a laptop. The two DLPC3437s in the pico-projector receive images from the XC7Z020-1CLG484I4493 FPGA, which receives images from a multimedia front end within the product as shown in \boxtimes 8-1.

Product Folder Links: DLP3310






図 8-1. Typical Application Diagram

8.2.1 Design Requirements

A pico-projector is created by using a DLP chip set comprised a DLP3310 DMD, two DLPC3437 controllers, a XC7Z020-1CLG484I4493 FPGA, and a DLPA3000/DLPA3005 PMIC/LED driver. The XC7Z020-1CLG484I4493 FPGA and DLPC3437 controllers do the digital image processing, the DLPA3000/DLPA3005 provides the needed analog functions for the projector, and the DLP3310 DMD is the display device for producing the projected image.

In addition to the three DLP chips in the chip set, other chips are needed. At a minimum a Flash part is needed to store the software and firmware to control the XC7Z020-1CLG484I4493 FPGA, and each of the DLPC3437 controllers.

The illumination light that is applied to the DMD is typically from red, green, and blue LEDs. These are often contained in three separate packages, but sometimes more than one color of LED die may be in the same package to reduce the overall size of the pico-projector.

For connecting the XC7Z020-1CLG484I4493 FPGA to the multimedia front end for receiving images, either a 24-bit parallel interface can be used, or the dual FPD-Link interface can be used. An I^2C interface should be connected from the multimedia front end for sending commands to one of the DLPC3437 controllers for configuring the chipset for different features.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

8.2.2 Detailed Design Procedure

For connecting together the XC7Z020-1CLG484I4493 FPGA, the two DLPC3437 controllers, the DLPA3000/DLPA3005, and the DLP3310 DMD, see the reference design schematic. When a circuit board layout is created from this schematic a very small circuit board is possible. An example small board layout is included in the reference design data base. Layout guidelines should be followed to achieve a reliable projector.

The optical engine that has the LED packages and the DMD mounted to it is typically supplied by an optical OEM who specializes in designing optics for DLP projectors.

8.2.3 Application Curve

As the LED currents that are driven time-sequentially through the red, green, and blue LEDs are increased, the brightness of the projector increases. This increase is somewhat non-linear, and the curve for typical white screen lumens changes with LED currents is as shown in \boxtimes 8-2. For the LED currents shown, it's assumed that the same current amplitude is applied to the red, green, and blue LEDs.




図 8-2. Luminance vs Current



9 Power Supply Recommendations

The following power supplies are all required to operate the DMD: V_{DD} , V_{DDI} , V_{OFFSET} , V_{BIAS} , and V_{RESET} . All V_{SS} connections are also required. DMD power-up and power-down sequencing is strictly controlled by the DLPA3000/DLPA3005 devices.

注意

For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to the prescribed power-up and power-down procedures may affect device reliability.

V_{DD}, V_{DDI}, V_{OFFSET}, V_{BIAS}, and V_{RESET} power supplies have to be coordinated during power-up and power-down operations. Failure to meet any of the below requirements will result in a significant reduction in the DMD's reliability and lifetime. Refer to 🗵 9-2. V_{SS} must also be connected.

9.1 Power Supply Power-Up Procedure

- During power-up, V_{DD} and V_{DDI} must always start and settle before V_{OFFSET}, V_{BIAS}, and V_{RESET} voltages are applied to the DMD.
- During power-up, it is a strict requirement that the delta between V_{BIAS} and V_{OFFSET} must be within the specified limit shown in Recommended Operating Conditions. Refer to 表 9-1 and the Layout Example for power-up delay requirements.
- During power-up, the DMD's LPSDR input pins shall not be driven high until after V_{DD} and V_{DDI} have settled at operating voltage.
- During power-up, there is no requirement for the relative timing of V_{RESET} with respect to V_{OFFSET} and V_{BIAS}. Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow the requirements listed previously and in 29-1.


9.2 Power Supply Power-Down Procedure

- Power-down sequence is the reverse order of the previous power-up sequence. V_{DD} and V_{DDI} must be supplied until after V_{BIAS}, V_{RESET}, and V_{OFFSET} are discharged to within 4 V of ground.
- During power-down, it is not mandatory to stop driving V_{BIAS} prior to V_{OFFSFT}, but it is a strict requirement that the delta between V_{BIAS} and V_{OFFSET} must be within the specified limit shown in *Recommended Operating* Conditions (Refer to Note 2 for ≥ 9-1).
- During power-down, the DMD's LPSDR input pins must be less than V_{DDI}, the specified limit shown in Recommended Operating Conditions.
- During power-down, there is no requirement for the relative timing of V_{RESET} with respect to V_{OFFSET} and
- Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the requirements listed previously and in **39-1**.

Product Folder Links: DLP3310



9.3 Power Supply Sequencing Requirements



- A. Refer to 表 9-1 and 図 9-2 for critical power-up sequence delay requirements.
- B. To prevent excess current, the supply voltage delta $|V_{BIAS} V_{OFFSET}|$ must be less than specified in *Recommended Operating Conditions*. OEMs may find that the most reliable way to ensure this is to power V_{OFFSET} prior to V_{BIAS} during power-up and to remove V_{BIAS} prior to V_{OFFSET} during power-down. Refer to 表 9-1 and \boxtimes 9-2 for power-up delay requirements.
- C. To prevent excess current, the supply voltage delta |V_{BIAS} V_{RESET}| must be less than specified limit shown in ゼクション 6.4.
- D. When system power is interrupted, the DLPA3000/DLPA3005 initiates hardware power-down that disables V_{BIAS}, V_{RESET} and V_{OFFSET} after the Micromirror Park Sequence.
- Drawing is not to scale and details are omitted for clarity.

図 9-1. Power Supply Sequencing Requirements (Power Up and Power Down)


表 9-1. Power-Up Sequence Delay Requirement

	PARAMETER	MIN	MAX	UNIT
t _{DELAY}	Delay requirement from V _{OFFSET} power up to V _{BIAS} power up	2		ms
V _{OFFSET}	Supply voltage level at beginning of power–up sequence delay (see ☑ 9-2)		6	V



表 9-1. Power-Up Sequence Delay Requirement (continued)

	MIN	MAX	UNIT	
V _{BIAS}	Supply voltage level at end of power–up sequence delay (see ☒ 9-2)		6	V



Refer to ${\rm \not{t}}$ 9-1 for V_{OFFSET} and V_{BIAS} supply voltage levels during power-up sequence delay.

☑ 9-2. Power-Up Sequence Delay Requirement




10 Layout

10.1 Layout Guidelines

The DLP3310 DMD is connected to a PCB or a Flex circuit using an interposer. For additional layout guidelines regarding length matching, impedance, etc. see the DLPC3437 controller datasheet. For a detailed layout example refer to the layout design files. Some layout guidelines for routing to the DLP3310 DMD are:


- Match lengths for the LS_WDATA and LS_CLK signals.
- Minimize vias, layer changes, and turns for the HS bus signals. Refer to 図 10-1.
- Minimum of two 220-nF (35 V) capacitors one close to V_{BIAS} pin. Capacitors C10 and C14 in ⊠ 10-1.
- Minimum of two 220-nF (35 V) capacitors one close to each V_{RST} pin. Capacitors C11 and C13 in 図 10-1.
- Minimum of two 220-nF (35 V) capacitors one close to each V_{OFS} pin. Capacitors C4 and C12 in ⊠ 10-1.
- Minimum of four 220-nF (10 V) capacitors two close to each side of the DMD. Capacitors C1, C3, C2, and C5 in ☒ 10-1.

10.2 Layout Example





Layer 3



Laver 4 (bottom)

図 10-1. Power Supply Connections

Product Folder Links: DLP3310



11 Device and Documentation Support

11.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

11.2 Device Support

11.2.1 Device Nomenclature




図 11-1. Part Number Description

11.2.2 Device Markings

The device marking includes the legible character string GHJJJJK DLP3310AFQM. GHJJJJK is the lot trace code. DLP3310AFQM is the device marking.




図 11-2. DMD Marking

11.3 Documentation Support

11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.5 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

11.6 Trademarks

Pico[™] and TI E2E[™] are trademarks of Texas Instruments. IntelliBright[™] is a trademark of Texas Instruments.

Copyright © 2023 Texas Instruments Incorporated

DLP® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.7 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.8 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

2-Jun-2025 www.ti.com

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
DLP3310AFQM	Active	Production	CLGA (FQM) 92	100 JEDEC TRAY (5+1)	Yes	NI/AU	N/A for Pkg Type	0 to 70	
DLP3310AFQM.A	Active	Production	CLGA (FQM) 92	100 JEDEC TRAY (5+1)	Yes	NI/AU	N/A for Pkg Type	0 to 70	
DLP3310AFQM.B	Active	Production	CLGA (FQM) 92	100 JEDEC TRAY (5+1)	Yes	NI/AU	N/A for Pkg Type	0 to 70	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



www.ti.com 23-May-2025


TRAY





Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
DLP3310AFQM	FQM	CLGA	92	100	10 x 10	150	315	135.9	12190	28	31.5	16.2
DLP3310AFQM.A	FQM	CLGA	92	100	10 x 10	150	315	135.9	12190	28	31.5	16.2
DLP3310AFQM.B	FQM	CLGA	92	100	10 x 10	150	315	135.9	12190	28	31.5	16.2







重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated