









DS125DF410

JAJSBK7H - JANUARY 2012 - REVISED FEBRUARY 2018

DS125DF410 低消費電力、マルチレート、4チャネル・リタイマ

1 特長

- 各チャネルは9.8~12.5Gbpsおよび約数のデータ レートに独立にロック
- プロトコル選択モードに基づく高速なロック動作
- 短いレイテンシ(約300ps)
- 5GHzにおいて最高34dB昇圧の適応型平衡化
- 送信Vonを変更可能: 600~1300mVp-p
- 送信ディエンファシスを-15dBまで変更可能
- 標準消費電力(EQ+DFE+CDR+DE): 180mW/チャネル
- 出力極性反転をプログラム可能
- 入力信号検出、CDRロック検出/インジケータ
- オンチップのアイ・モニタ(EOM)、PRBSジェネ レータ
- 単一の2.5V ±5%電源
- SMBus/EEPROM構成モード
- 動作温度範囲: -40~85℃
- 48ピンの7mm×7mm WQFNパッケージ
- リピータおよびリタイマ間で簡単にピン互換アップグレード
 - DS100RT410 (EQ+CDR+DE): 10.3125Gbps
 - DS100DF410 (EQ+DFE+CDR+DE): 10.3125Gbps
 - DS110RT410 (EQ+CDR+DE): 8.5∼11.3Gbps
 - DS110DF410 (EQ+DFE+CDR+DE): 8.5~11.3Gbps
 - DS125RT410 (EQ+CDR+DE): 9.8∼12.5Gbps
 - DS125DF410 (EQ+DFE+CDR+DE): 9.8~12.5Gbps
 - DS100BR410 (EQ+DE): 最高10.3125Gbps

2 アプリケーション

- フロント・ポートSFF 8431 (SFP+)光および直接 接続銅線
- バックプレーンのリーチ延長、データ・リタイマ
- イーサネット: 10 GbE、1 GbE
- CPRI: ラインのビット・レート・オプション3~7
- Interlaken: すべてのライン・ビット・レート
- InfiniBand
- その他、12.5Gbpsまでの独自のデータ・レート

3 概要

DS125DF410は4チャネルのリタイマで、信号コンディショニングが内蔵されています。このデバイスには、完全なアダプティブ連続時間リニア・イコライザ(CTLE)、自己較正型5タップ決定フィードバック・イコライザ(DFE)、クロックおよびデータ回復(CDR)、送信ディエンファシス(DE)ドライバが含まれており、長距離で損失が多く、クロストークを受ける高速シリアル・リンク上でデータ伝送を可能にし、BER < 1×10⁻¹⁵を実現できます。

各チャネルは9.8~12.5Gbpsのデータ・レート、および関連するサブレート(2、4、8で除算)に独立にロックでき、各種の通信プロトコルをサポートします。25MHzの水晶発振器のクロックを使用して、CDRのロック・プロセスが高速化されます。このクロックはPLLのトレーニングには使用されず、シリアル・データと同期している必要はありません。


プログラム可能な設定は、SMBus (I2C)インターフェイスを使用して適用することも、外部のEEPROMでロードすることもできます。オンチップのアイ・モニタとPRBSジェネレータにより、高速のシリアル・データをリアルタイムで測定でき、システムの調整や現場でのチューニングに使用できます。

製品情報(1)

型番	パッケージ	本体サイズ(公称)
DS125DF410	WQFN (48)	7.00mm×7.00mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

代表的なアプリケーションの図



2

4

5

Detailed Description 9

7.2 Functional Block Diagram 9



11 デバイスおよびドキュメントのサポート 54

12 メカニカル、パッケージ、および注文情報54

11.1 ドキュメントのサポート......54

11.2 商標.......54

11.3 静電気放電に関する注意事項54

11.4 Glossary......54

特長	1	7.4 Device Functional Modes	11
アプリケーション	1	7.5 Programming	18
概要		7.6 Register Maps	33
改訂履歴		8 Application and Implementation	50
Pin Configuration and Functions		8.1 Application Information	50
Specifications		8.2 Typical Application	50
6.1 Absolute Maximum Ratings		9 Power Supply Recommendations	52
6.2 ESD Ratings		10 Layout	53
6.3 Recommended Operating Conditions		10.1 Layout Guidelines	53
6.4 Thermal Information		10.2 Layout Example	<u>53</u>

日次


4 改訂履歴

Re	evision G (March 2015) から Revision H に変更	Page
•	Added TEMPLOCK parameter	7
Re	evision F (January 2015) から Revision G に変更	Page
•	Updated Register Values in Table 2	14
•	Changed "0" to "1" for Address 1 Bit 7 and changed "1" to "0" for Address 1 Bit 5 in Table 14	34
•	Updated Descriptions for Address 2 in Table 16	37
•	Added "1: Enabled" and "0: Disabled" to Description for Register D Bit 5 in Table 16	38
•	Added "(phase detector charge pump enabled)" and "(frequency detector charge pump enabled)" in Table 16 for Address 1B Bits 1 and 0, respectively	40
•	Updated contents of address 1F in Table 16	41
•	Added descriptions for Address 30 in Table 16	43
•	Changed "0" to "1" for Address 31 Bit 5 in Table 16	44
Re	evision E (May 2013) から Revision F に変更	Page
•	「ESD定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関	1

する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケー



5 Pin Configuration and Functions



Pin Functions

PIN		TYPE	DECORIDATION
NAME NO.		I/O ⁽¹⁾	DESCRIPTION
HIGH-SPEED D	IFFERENTIA	AL I/O	
RXP0 RXN0	1 2	I, CML	Inverting and non-inverting CML-compatible differential inputs to the equalizer. Nominal differential input impedance = 100Ω .
RXP1 RXN1	4 5	I, CML	Inverting and non-inverting CML-compatible differential inputs to the equalizer. Nominal differential input impedance = 100Ω .
RXP2 RXN2	6 8	I, CML	Inverting and non-inverting CML-compatible differential inputs to the equalizer. Nominal differential input impedance = 100Ω .
RXP3 RXN3	11 12	I, CML	Inverting and non-inverting CML-compatible differential inputs to the equalizer. Nominal differential input impedance = 100Ω .
TXP0 TXN0	36 35	O, CML	Inverting and non-inverting CML-compatible differential outputs from the driver. Nominal differential output impedance = 100Ω .
TXP1 TXN1	33 32	O, CML	Inverting and non-inverting CML-compatible differential outputs from the driver. Nominal differential output impedance = 100Ω .
TXP2 TXN2	29 28	O, CML	Inverting and non-inverting CML-compatible differential outputs from the driver. Nominal differential output impedance = 100Ω .
TXP3 TXN3	26 25	O, CML	Inverting and non-inverting CML-compatible differential outputs from the driver. Nominal differential output impedance = 100Ω .

⁽¹⁾ I = Input, O = Output and 2.5V LVCMOS pins are 2.5 V levels only.
Only SMBus pins SDA and SDC and INT pin are 3.3 V tolerant. These three pins are open-drain and require external pull-up resistors.



Pin Functions (continued)

PIN		TYPE	DESCRIPTION		
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION		
LOOP FILTER C	ONNECTIO	N PINS			
LPF_CP_0 LPF_REF_0	47 48	I/O, analog	Loop filter connection Place a 22 nF ± 10% Capacitor between LPF_CP_0 and LPF_REF_0		
LPF_CP_1 LPF_REF_1	38 37	I/O, analog	Loop filter connection Place a 22 nF ± 10% Capacitor between LPF_CP_1 and LPF_REF_1		
LPF_CP_2 LPF_REF_2	23 24	I/O, analog	Loop filter connection Place a 22 nF ± 10% Capacitor between LPF_CP_2 and LPF_REF_2		
LPF_CP_3 LPF_REF_3	14 13	I/O, analog	Loop filter connection Place a 22 nF ± 10% Capacitor between LPF_CP_3 and LPF_REF_3		
REFERENCE CL	OCK I/O				
REFCLK_IN	19	I, 2.5 V analog	Input is 2.5 V, 25 MHz ± 100 ppm reference clock from external oscillator No stringent phase noise requirement		
REFCLK_OUT	42	O, 2.5 V analog	Output is 2.5 V, buffered replica of reference clock input for connecting multiple DS125DF410s on a board		
LOCK INDICATO	R PINS				
LOCK0 LOCK1 LOCK2 LOCK3	45 40 21 16	O, 2.5 V LVCMOS	Output is 2.5 V, the pin is high when CDR lock is attained on the corresponding channel. Note that these pins are shared with SMBus address strap input functions read at startup.		
SMBus MASTER MODE PINS					
ALL_DONE	41	O, 2.5 V LVCMOS	Output is 2.5 V, the pin goes low to indicate that the SMBus master EEPROM read has been completed.		
READ_EN	I 1, 2.5 V Input is 2.5 V, a transition from high to low starts the load from the external EEPROM. The READ_EN pin must be tied low when in SMBus slave mode.				
INTERRUPT OU	TPUT	•			
ĪNT	43	O, 3.3 V LVCMOS, Open Drain	Used to signal horizontal or vertical eye opening out of tolerance, loss of signal detect, or CDR unlock. External $2k\Omega$ to $5k\Omega$ pull-up resistor is required. Pin is 3.3 V LVCMOS tolerant.		
SERIAL MANAG	EMENT BU	JS (SMBus) INT	ERFACE		
EN_SMB	20	I, 2.5 V analog	Input is 2.5 V, selects SMBus master mode or SMBus slave mode. EN_SMB = High for slave mode EN_SMB = Float for master mode Tie READ_EN pin low for SMBus slave mode. See Table 4		
SDA	18	I/O, 3.3 V LVCMOS, Open Drain	Data Input / Open Drain Output External $2k\Omega$ to $5k\Omega$ pull-up resistor is required. Pin is 3.3 V LVCMOS tolerant.		
SDC	17	I/O, 3.3 V LVCMOS, Open Drain	Clock Input / Open Drain Clock Output External $2k\Omega$ to $5k\Omega$ pull-up resistor is required. Pin is 3.3 V LVCMOS tolerant.		
ADDR_0 ADDR_1 ADDR_2 ADDR_3	45 40 21 16	I, 2.5 V LVCMOS	Input is 2.5 V, the ADDR_[3:0] pins set the SMBus address for the retimer. These pins are strap inputs. Their state is read on power-up to set the SMBus address in SMBus control mode. High = $1k\Omega$ to VDD, Low = $1k\Omega$ to GND Note that these pins are shared with the lock indicator functions. See Table 1		
POWER					
V _{DD}	3, 6, 7, 10, 15, 46	Power	$V_{DD} = 2.5 \text{ V} \pm 5\%$		
GND	22, 27, 30, 31, 34, 39	Power	Ground reference.		
DAP	PAD	Power	Ground reference. The exposed pad at the center of the package must be connected to ground plane of the board with at least 4 vias to lower the ground impedance and improve the thermal performance of the package.		



6 Specifications

6.1 Absolute Maximum Ratings (1)(2)

	MIN	MAX	UNIT
Supply Voltage (V _{DD})	-0.5	2.75	V
2.5 I/O Voltage (LVCMOS and Analog)	-0.5	2.75	V
3.3 LVCMOS I/O Voltage (SDA, SDC, INT)	-0.5	4.0	V
Signal Input Voltage (RXPn, RXNn)	-0.5	2.75	V
Signal Output Voltage (TXPn, TXNn)	-0.5	2.75	V
Junction Temperature		150	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the *Recommended Operating Conditions* is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated outside these conditions.

(2) For soldering specifications: see SNOA549

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±6000	
V _(ESD) Electrosta discharge	Electrostatic	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1250	V
	alsonarge	Machine model, STD - JESD22-A115-A	±250	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supply Voltage V _{DD} to GND	2.375	2.5	2.625	V
Ambient Temperature	-40	25	85	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	WQFN (RHS)	LINUT
	THERMAL WEIRICH	48 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	26.1	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER					·	
PD	Power Supply Consumption	Average power consumption (DFE powered-up and enabled) (2)		720		mW
	,	Max transient power supply current (3)		500	610	mA
		50 Hz to 100 Hz		100		mV_{P-P}
NT _{PS}	Supply Noise Tolerance (4)	100 Hz to 10 MHz		40		mV_{P-P}
		10 MHz to 5.0 GHz		10		mV_{P-P}
2.5V LVC	MOS DC SPECIFICATIONS					
.,	High Level Input Voltage		1.75		V_{DD}	V
V_{IH}	High Level (ADDR[3:0] pins)		2.28		V_{DD}	
\/	Low Level Input Voltage		GND		0.7	V
V_{IL}	Low Level Input Voltage (ADDR[3:0] pins)		GND		0.335	
V _{OH}	High Level Output Voltage	I _{OH} = -3 mA	2.0			V
V _{OL}	Low Level Output Voltage	I _{OL} = 3 mA			0.4	V
		$V_{IN} = V_{DD}$			10	μА
I _{IN}	Input Leakage Current	V _{IN} = GND	-10			μА
I _{IH}	Input High Current (EN_SMB pin)	$V_{IN} = V_{DD}$		+55		μА
I _{IL}	Input Low Current (EN_SMB pin)	V _{IN} = GND		-110		μА
	CMOS DC SPECIFICATIONS (SDA, SDC, INT)	1 77			I	<u> </u>
V _{IH}	High Level Input Voltage	V _{DD} = 2.5 V	1.75		3.6	V
V _{IL}	Low Level Input Voltage	V _{DD} = 2.5 V	GND		0.7	V
V _{OL}	Low Level Output Voltage	I _{PULLUP} = 3 mA			0.4	V
I _{IH}	Input High Current	V _{IN} = 3.6 V, V _{DD} = 2.5 V	20		40	μА
I _{IL}	Input Low Current	$V_{IN} = GND, V_{DD} = 2.5 \text{ V}$	-10		10	μА
IL.	•	Slave Mode	100		400	kHz
f _{SDC}	SMBus clock rate	Master Mode ⁽⁵⁾		400		kHz
DATA BIT	rates	1,110000				
R _B	Bit Rate Range		9.8		12.5	Gbps
SIGNAL D	<u>-</u>		0.0		.2.0	
SDH	Signal Detect ON Threshold Level	Default input signal level to assert signal detect, 10.3125 Gbps, PRBS-31		70		mV_{p-p}
SDL	Signal Detect OFF Threshold Level	Default input signal level to de-assert signal detect, 10.3125 Gbps, PRBS-31		10		mV _{p-p}
RECEIVE	R INPUTS (RXPn, RXNn)					
V _{TX2, min}		C (6)		600		mV_{P-P}
V _{TX2, max}	Minimum Source Transmit Launch Signal	See ⁽⁶⁾		1000		mV _{P-P}
V _{TX1, max}	Level (IN, diff)	See (7)		1200		mV _{P-P}
V _{TX0, max}	<u> </u>	See (8)	1600			mV _{P-P}
L _{RI}	Maximum Differential Input Return Loss - SDD11	100 MHz – 6 GHz		-15		dB
Z _D	Differential Input Impedance	100 MHz – 6 GHz		100		Ω
Z _S	Single-Ended Input Impedance	100 MHz – 6 GHz		50		Ω

⁽¹⁾ Typical values represent most likely parametric norms at V_{DD} = 2.5V, T_A = 25°C., and at the Recommended Operation Conditions at the time of product characterization.

- V_{DD} = 2.5V, T_A = 25°C. All four channels active and locked. DFE is powered-up and enabled.
- Max momentary power supply current lasting less than 1s. The retimer may consume more power than the maximum average power rating during the time required to acquire CDR lock.
- Allowed supply noise (mV_{P-P} sine wave) under typical conditions.
- EEPROM device used for Master mode programming must support f_{SDC} greater than 400kHz.

 Differential signal amplitude at the transmitter output providing < 1x10⁻¹² bit error rate. Measured at 10.3125 Gbps with a PRBS-31 data
- pattern. Input transmission channel is 40-inch long FR-4 stripline, 4-mil trace width.

 Differential signal amplitude at the transmitter output providing < 1x10⁻¹² bit error rate. Measured at 10.3125 Gbps with a PRBS-31 data pattern. Input transmission channel is 30-inch long FR-4 stripline, 4-mil trace width.

 Differential signal amplitude at the transmitter output providing < 1x10⁻¹² bit error rate. Measured at 10.3125 Gbps with a PRBS-31 data
- pattern. No input transmission channel.



Electrical Characteristics (continued)


over recommended operating supply and temperature ranges with default register settings unless otherwise specified⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DRIVER OUT	PUTS (TXPn, TXNn)					
V _{OD0}	Differential output voltage	Differential measurement with OUT+ and OUT-terminated by 50 Ω to GND, AC-Coupled, SMBus register VOD control (Register 0x2d bits 2:0) set to 0, minimum VOD De-emphasis control set to minimum (0 dB)	400		675	mV _{P-P}
V _{OD7}	Differential output voltage	Differential measurement with OUT+ and OUT-terminated by 50 Ω to GND, AC-Coupled SMBus register VOD control (Register 0x2d bits 2:0) set to 7, maximum VOD De-emphasis control set to minimum (0 dB)	1000			mV_{P-P}
V _{OD_DE}	De-emphasis level ⁽⁹⁾	Differential measurement with OUT+ and OUT-terminated by 50 Ω to GND, AC-Coupled Set by SMBus register control to maximum deemphasis setting Relative to the nominal 0 dB de-emphasis level set at the minimum de-emphasis setting		-15		dB
+ +	Transition time (rise and fall times) (9) (10)	Transition time control = Full Slew Rate		39		ps
t _R , t _F	Transition time (lise and fall times)	Transition time control = Limited Slew Rate		50		ps
L_{RO}	Maximum Differential Output Return Loss - SDD22	100 MHz – 6 GHz ⁽¹¹⁾		-15		dB
t_{DP}	Propagation Delay	Retimed data		300		ps
T_DE	De-emphasis pulse duration ⁽¹²⁾	Measured at V_{OD} = 1000 mV _{P-P} , de-emphasis setting = -12 dB		75		ps
TJ	Output total jitter	Measured at BER = 10 ⁻¹²⁽¹³⁾		10		ps
T _{SKEW}	Intra Pair Skew	Difference in 50% crossing between TXPn and TXNn for any output		3		ps
ONEW	Channel-to-Channel Skew		7		ps	
CLOCK AND	DATA RECOVERY				•	
BW_{PLL}	PLL Bandwidth, -3 dB	Measured at 10.3125 Gbps		5		MHz
J_{TOL}	Input sinusoidal jitter tolerance 10 kHz to 250 MHz sinusoidal jitter frequency	Measured at BER = 10 ⁻¹⁵		0.6		UI
J _{TRANS}	Jitter Transfer Sinusoidal jitter at 10 MHz jitter frequency	Measured at BER = 10 ⁻¹⁵		-6		dB
		Fixed (manual setting) of CTLE, DFE HEO/VEO lock monitor disabled (register 0x3e, bit 7 set to 0)		2		ms
T_{LOCK}	CDR Lock Time, Ref_mode 3, Fixed Data Rate (eg. 10.3125 Gbps)	Fixed (manual setting) of CTLE, DFE HEO/VEO lock monitor enabled (register 0x3e, bit 7 set to 1 - default)		12		ms
		Medium (20 inch) channel loss with CTLE and DFE adaption, HEO/VEO lock monitor must be enabled (14)		74		ms
$TEMP_{LOCK}$	CDR Lock, Ref_mode 3, 12.5Gbps	Parameter tested within -40°C to +85°C ambient range		100		°C
RECOMMEN	DED REFERENCE CLOCK SPECIFICATION	NS				
REF _f	Input reference clock frequency		24.9975	25 2	25.0025	MHz
REFCLK_IN PW	Minimum REFCLK_IN Pulse Width	At REFCLK_IN pin		4		ns
REFCLK_O UT _{DCD}	REFCLK_OUT duty cycle distortion	C _L = 5 pF		0.55		ns
REF _{VIH}	Reference clock input min high threshold			1.75		V
REF _{VIL}	Reference clock input max low threshold			0.7		V

- (9) Measured with clock-like {11111 00000} pattern.
 (10) Slew rate is controlled by SMBus register settings.
 (11) Measured with 10 MHz clock pattern output.
- (12) De-emphasis pulse width varies with V_{OD} and de-emphasis settings.
- (13) Typical with no output de-emphasis, minimum output transmission channel.
 (14) The CDR lock time is when the input has a valid signal to when the output sends retimed data. The CDR lock time is after the CTLE adaption is completed. In adapt_mode 2 or 3, the DFE adaption will continue after the CDR lock time.



6.6 Typical Characteristics





7 Detailed Description

7.1 Overview

The DS125DF410 is a multi-rate, 4-channel retimer. Each channel in the DS125DF410 operates independently. All channels include a Continuous Time Linear Equalizer (CTLE), Decision Feedback Equalizer (DFE), Clock and Data Recovery circuit (CDR) and a differential driver with programmable output voltage and de-emphasis. Each channel also has its own Eye Opening Monitor (EOM) and configurable Pseudo-Random Bit Sequence (PRBS) pattern generator that can be used for debug purposes.

The DS125DF410 is configurable through a single SMBus port. The DS125DF410 can also act as an SMBus master to configure itself from an EEPROM.

The sections below describe the functionality of the various circuits and features within the DS125DF410.

7.2 Functional Block Diagram




Figure 3. DS125DF410 Data Path Block Diagram — One of Four Channels

7.3 Feature Description

7.3.1 Device Data Path Operation

The data path operation of the DS125DF410 comprises with the functional sections as shown in the data path block diagram of Figure 3. The functional sections are as follows.

- Signal Detect
- CTLE
- DFE
- CDR
- Differential Driver with De-emphasis

7.3.2 Signal Detect

The signal detect circuit monitors the energy level on the receiver inputs and powers on or off the rest of the high speed data path if a signal is detected or not. By default, each channel allows the signal detect circuit to automatically power on or off the rest of the high speed data path depending on if a signal is present. The signal detect block can be manually controlled in the SMBus channel registers. This can be useful if it is desired manually force channels to be disabled.



Feature Description (continued)

7.3.3 CTLE

The CTLE in the DS125DF410 is a fully adaptive equalizer with optional limiting stage. The CTLE adapts according to a Figure of Merit (FOM) calculation during the lock acquisition process.

Once the CDR has locked and the CTLE has been adapted, the CTLE boost level will be frozen until a manual re-adapt command is issued or until the CDR re-enters the lock acquisition state. The CTLE is typically readapted by resetting the CDR.

The CTLE consists of 4 stages, with each stage having 2-bit boost control. This allows for 256 different stage-boost combinations. The CTLE adaption algorithm allows the CTLE to adapt through 32 of these stage-boost combinations. These 32 stage-boost combinations comprise the EQ Table in the channel registers; see channel registers 0x40 through 0x5F. This EQ Table can be reprogrammed to support up to 32 of the 256 stage-boost settings.

CTLE boost levels are determined by summing the boosts levels of the 4 stages. Different stage-boost combinations that sum to the same number will have approximately the same boost level, but will result in a different shape for the EQ transfer function (boost curve).

The fourth stage in the CTLE can be programmed through the SMBus interface to become a limiting stage rather than a linear stage. This is useful in some applications, but it should not be typically used in combination with the DFE.

7.3.4 DFE

A 5-tap DFE can be enabled within the data path of each channel to assist with reducing the effects of cross talk, reflections, or post cursor inter-symbol interference (ISI). The DFE must be manually enabled, regardless of the selected adapt mode. The DFE can be manually configured to specified tap polarities and tap weights.

The DFE taps are all feedback taps with 1UI spacing. Each tap has a specified boost weight range and polarity bit.

7.3.5 Clock and Data Recovery

The DS125DF410 performs its clock and data recovery function by detecting the bit transitions in the incoming data stream and locking its internal VCO to the clock represented by the mean arrival times of these bit transitions. This process produces a recovered clock with greatly reduced jitter at jitter frequencies outside the bandwidth of the CDR Phase-Locked Loop (PLL). This is the primary benefit of using the DS125DF410 in a system. It significantly reduces the jitter present in the data stream, in effect resetting the jitter budget for the system.

The DS125DF410 uses the 25 MHz reference to determine the coarse tuning setting for its internal VCO. On power-up, on CDR reset, and when the DS125DF410 loses lock and cannot re-acquire lock after four attempts, the 25 MHz reference is used to calibrate the VCO frequency. The required VCO frequency is set by using the rate/subrate settings (see Table 2) or by manually setting the PPM count and divide ratio. To calibrate the VCO frequency, the DS125DF410 searches through the available VCO coarse tuning settings and counts the divided VCO frequency using the 25 MHz reference as a clock source. The VCO coarse tuning setting which provides the VCO frequency closest to the required frequency is stored, and this coarse tuning setting is used for subsequent operation. This produces a fast, robust phase lock to the input signal.

7.3.6 Output Driver

The output driver is capable of driving variable output voltages with variable amounts of analog de-emphasis. The output voltage and de-emphasis level can be configured by writing registers over the SMBus. The DS125DF410 cannot determine independently the appropriate output voltage or de-emphasis setting, so the user is responsible for configuring these parameters. They can be set for each channel independently.

An idealized transmit waveform with analog de-emphasis applied is shown in Figure 4.



Feature Description (continued)




Figure 4. Idealized De-Emphasis Waveform

7.3.7 Device Configuration

The DS125DF410 can be configured by the user to optimize its operation. The four channels can be optimized independently in SMBus master or SMBus slave mode. The operational settings available for user configuration include the following.

- Rate and subrate setting
- Driver output voltage (refer to Driver Output Voltage)
- Driver output de-emphasis (refer to Driver Output De-Emphasis)
- Driver output rise/fall time (refer to Driver Output Rise/Fall Time)

7.3.7.1 Rate and Subrate Setting

Register 0x2f, bits 7:4, Registers 0x60, 0x61, 0x62, 0x63, and 0x64

The DS125DF410 is part of a family of retimer devices differentiated by different VCO frequency ranges. Each device in the retimer family is designed for operation in specific frequency bands and with specific data rate standards.

The DS125DF410 is designed to lock rapidly to any valid signal present at its inputs. It is also designed to detect incorrect lock conditions which can arise when the input data signals are strongly periodic. This condition is referred to as "false lock". The DS125DF410 discriminates against false lock by using its 25 MHz reference to ensure that the VCO frequency resulting from its internal phase-locking process is correct.

To determine the correct VCO frequency, the digital circuitry in the DS125DF410 requires some user-supplied information about the expected data rate or data rates. This information is provided by writing several device registers using the SMBus.

7.4 Device Functional Modes

7.4.1 SMBus Master Mode and SMBus Slave Mode

In SMBus master mode the DS125DF410 reads its initial configuration from an external EEPROM upon power-up. A description of the operation of this mode appears in a separate application note.

Some of the pins of the DS125DF410 perform the same functions in SMBus master and SMBus slave mode. Once the DS125DF410 has finished reading its initial configuration from the external EEPROM in SMBus master mode it reverts to SMBus slave mode and can be further configured by an external controller over the SMBus. There are two pins that provide unique functions in SMBus master mode. These are as follows:

- ALL DONE
- READ EN



Device Functional Modes (continued)

These pins are meant to work together. When the DS125DF410 is powered up in SMBus master mode, it reads its configuration from the external EEPROM when the READ_EN pin goes low. When the DS125DF410 is finished reading its configuration from the external EEPROM, it drives its ALL_DONE pin low. In applications where there is more than one DS125DF410 on the same SMBus, bus contention can result if more than one DS125DF410 tries to take command of the SMBus at the same time. The READ_EN and ALL_DONE pins prevent this bus contention.

The system should be designed so that the READ_EN pin of one of the DS125DF410s in the system is driven low on power-up. This DS125DF410 will take command of the SMBus on power-up and will read its initial configuration from the external EEPROM. When it is finished reading its configuration, it will set its ALL_DONE pin low. This pin should be connected to the READ_EN pin of another DS125DF410. When this DS125DF410 senses its READ_EN pin driven low, it will take command of the SMBus and read its initial configuration from the external EEPROM, after which it will set its ALL_DONE pin low. By connecting the ALL_DONE pin of each DS125DF410 to the READ_EN pin of the next DS125DF410, each DS125DF410 can read its initial configuration from the EEPROM without causing bus contention.

For SMBus slave mode, the READ_EN pin must be tied low. Do not leave it floating or tie it high.

A connection diagram showing several DS125DF410s along with an external EEPROM and an external SMBus master is shown in Figure 5 below. The SMBus master must be prevented from trying to take control of the SMBus until the DS125DF410s have finished reading their initial configurations from the EEPROM.




Figure 5. Connection Diagram for Multiple DS125DF410s in SMBus Master Mode



Device Functional Modes (continued)

In SMBus master mode after the DS125DF410 has finished reading its initial configuration from the external EEPROM it reverts to SMBus slave mode. In either mode the SMBus data and clock lines, SDA and SDC, are used. Also, in either mode, the SMBus address is latched in on the address strap lines on power-up. In SMBus slave mode, if the READ_EN pin is not tied low, the DS125DF410 will not latch in the address on its address strap lines. It will instead latch in an SMBus write address of 0x30 regardless of the state of the address strap lines. This is a test feature. Obviously a system with multiple retimers cannot operate properly if all the retimers are responding to the same SMBus address. Tie the READ_EN pin low when operating in SMBus slave mode to avoid this condition.

The DS125DF410 reads its SMBus address upon power-up from the SMBus address lines.

7.4.2 Address Lines <ADDR_[3:0]>

In either SMBus master or SMBus slave mode the DS125DF410 must be assigned an SMBus address. A unique address should be assigned to each device on the SMBus.

The SMBus address is latched into the DS125DF410 on power-up. The address is read in from the state of the <AD3:AD0> lines (pins 16, 21, 40, and 45 respectively) upon power-up. In either SMBus mode these address lines are input pins on power-up.

The DS125DF410 can be configured with any of 16 SMBus addresses. The SMBus addressing scheme uses the least-significant bit of the SMBus address as the Read/Write_N address bit. When an SMBus device is addressed for writing, this bit is set to 0; for reading, to 1. Table 1 below shows the write address setting for the DS125DF410 versus the values latched in on the address lines at power-up.

The address byte sent by the SMBus master over the SMBus is always 8 bits long. The least-significant bit indicates whether the address is for a write operation, in which the master will output data to the SMBus to be read by the slave, or a read operation, in which the slave will output data to the SMBus to be read by the master. if the least-significant bit is a 0, the address is for a write operation. If it is a 1, the address is for a read operation. Accordingly, SMBus addresses are sometimes referred to as seven-bit addresses. To produce the write address for the SMBus, the seven-bit address is left-shifted by one bit. To produce the read address, it is left shifted by one bit and the least-significant bit is set to 1. Table 1 shows the seven-bit addresses corresponding to each set of address line values.

When the DS125DF410 is used in SMBus slave mode, the READ_EN pin must be tied low. If it is tied high or floating, the DS125DF410 will not latch in its address from the address lines on power-up. When the READ_EN pin is tied high in SMBus slave mode i.e. when the EN_SMB pin (pin 20) is tied high, the DS125DF410 will revert to an SMBus write address of 0x30. This is a test feature. If there are multiple DS125DF410s on the same SMBus, they will all revert to an SMBus write address of 0x30, which can cause SMBus collisions and failure to access the DS125DF410s over the SMBus.

	Table 1. DS125DF410 SMBus Write Address Assignment										
ADDR_3	ADDR_2	ADDR_1	ADDR_0	SMBus WRITE ADDRESS	SEVEN-BIT SMBus ADDRESS						
0	0	0	0	0x30	0x18						
0	0	0	1	0x32	0x19						
0	0	1	0	0x34	0x1a						
0	0	1	1	0x36	0x1b						
0	1	0	0	0x38	0x1c						
0	1	0	1	0x3a	0x1d						
0	1	1	0	0x3c	0x1e						
0	1	1	1	0x3e	0x1f						
1	0	0	0	0x40	0x20						
1	0	0	1	0x42	0x21						
1	0	1	0	0x44	0x22						

0x46

0x48

0x23

0x24

1

0

Table 1. DS125DF410 SMBus Write Address Assignment

1

1

0

1

1

0

Table 1. DS125DF410 SMBus Write Address Assignment (continued)

ADDR_3	ADDR_2	ADDR_1	ADDR_0	SMBus WRITE ADDRESS	SEVEN-BIT SMBus ADDRESS
1	1	0	1	0x4a	0x25
1	1	1	0	0x4c	0x26
1	1	1	1	0x4e	0x27

Once the DS125DF410 has latched in its SMBus address, its registers can be read and written using the two pins of the SMBus interface, Serial Data (SDA) and Serial Data Clock (SDC).

7.4.3 SDA and SDC

In both SMBus master and SMBus slave mode, the DS125DF410 is configured using the SMBus. The SMBus consists of two lines, the SDA or serial data line (pin 18) and the SDC or serial clock line (pin 17). In the DS125DF410 these pins are 3.3V tolerant. The SDA and SDC lines are both open-drain. They require a pull-up resistor to a supply voltage, which may be either 2.5V or 3.3V. A pull-up resistor in the $2K\Omega$ to $5K\Omega$ range will provide reliable SMBus operation.

The SMBus is a standard communications bus for configuring simple systems. For a specification of the SMBus an description of its operation, see smbus.org/specs/.

7.4.4 Standards-Based Modes

The DS125DF410 is designed to automatically operate with various multi-band data standards.

The first set of register writes constrain the coarse VCO tuning and the VCO divider ratios. When these registers are set as indicated in Table 2, the DS125DF410 restricts its coarse VCO tuning to a set of coarse tuning values. It also restricts the VCO divider ratio to the set of divider ratios required to cover the frequency bands for the desired data rate standard. This enables the DS125DF410 to acquire phase lock more quickly than would be possible if the coarse tuning range were unrestricted.

Table 2. Standards-Based Modes Register Settings

STANDARDS	DATA RATES (Gb/s)	VCO FREQUENCIES (GHz)	DIVIDER RATIOS	REGISTER 0x2F VALUE (hex)
InfiniBand	2.5, 5, 10	10.0	1, 2, 4	0x26
CPRI1	2.4576, 4.9152, 9.8304	9.8304	1, 2, 4	0x36
CPRI2	3.072, 6.144	12.288	2, 4	0x46
PROP3	6.25	12.5	2	0xA6
Interlaken1	3.125, 6.25	12.5	2, 4	0xB6
Interlaken2	10.3125	10.3125	1	0xC6
Ethernet	1.25, 10.3125	10.0, 10.3125	1, 8	0xF6

As an example of the usage of the registers in Table 2, assume that the retimer is required to operate in 10 GbE or 1GbE mode. By setting register 0x2f, bits 7:4, to 4'b1111, the DS125DF410 will automatically set its divider ratio and its coarse VCO tuning setting to lock to either a 10 GbE signal (at 10.3125 Gb/s) or a 1 GbE signal (at 1.25 Gb/s) at its input.

For some standards shown in the table above, the required VCO frequency is the same for each data rate in the standard. Only the divider ratios are different. The retimer can automatically switch between the required divider ratios with a single set of register settings.

For other data rates, it is also necessary to set the expected PPM count and the PPM count tolerance. These are the values the retimer uses to detect a valid frequency lock.



For the 10 GbE and 1 GbE mode shown in the table above, two frequency groups are defined. These two frequency groups are referred to as "Group 0", for 1 GbE, and "Group 1", for 10 GbE. This same frequency group structure is present for all frequency modes, but for some modes the expected frequency for both groups is the same. The expected PPM count information for Group 0 is set in registers 0x60 and 0x61. For Group 1, it is set in registers 0x62 and 0x63. For both groups, the PPM count tolerance is set in register 0x64.

The value of the PPM count for either group is computed the same way from the expected data rate in Gbps, R_{Gbos} . The PPM count value, denoted N_{PPM} , is computed by $N_{PPM} = R_{Gbos} \times 1280$.

As an example we consider the PPM count setup for 10 GbE and 1 GbE. The expected PPM count for Group 0, which in this case is 1 GbE, is set in registers 0x60 and 0x61. The expected VCO frequency for 1 G is 10.0 G. The actual data rate for 1 GbE, which is 8B/10B coded, is 1.25 Gbps. With a VCO divide ratio of 8, which is the divide ratio automatically used by the retimer for 1 GbE, this yields a VCO frequency of 10.0 GHz.

We compute the PPM count as $N_{PPM} = 10.0 \times 1280 = 12800$. This is a decimal value. In hexadecimal, this is 0x3200.

The lower-order byte is loaded into register 0x60. The higher order byte, 0x32, is loaded into the 7 least significant bits of register 0x61. In addition, bit 7 of register 0x61 is set, indicating manual load of the PPM count.

When this is complete, register 0x60 will contain 0x00. Register 0x61 will contain 0xb2.

For the example we are considering, Group 1 is for 10 GbE. Here the actual data rate for the 64/66B encoded 10 GbE data is 10.3125 Gbps. For 10 GbE, the retimer automatically uses a divide ratio of 1, so the VCO frequency is also 10.3125 GHz. For 10 GbE, we compute the expected PPM count as $N_{PPM} = 10.3125 \times 1280 = 13200$. Again, this is a decimal value. In hexadecimal, this is 0x3390.

The lower order byte for Group 1, 0x90, is loaded into register 0x62. The higher-order byte, 0x33, is loaded into the 7 least-significant bits of register 0x63. As with the Group 0 settings, bit 7 of register 0x63 is also set.

When this is complete, register 0x62 will contain 0x90. Register 0x63 will contain 0xb3.

Finally, register 0x64 should be set to a value of 0xff. This is the PPM count tolerance. The resulting tolerance in parts per million is given by $Tol_{PPM} = (1 \times 10^{-6} \times N_{TOL}) / N_{PPM}$. In this equation, N_{TOL} is the 4-bit tolerance value loaded into the upper or lower four bits of register 0x64. For the example we are using here, both of these values are 0xf, or decimal 15. For a PPM count value of 12800, for Group 0, this yields a tolerance of 1172 parts per million. For a PPM count value of 13200, for Group 1, this yields a tolerance of 1136 parts per million.

These tolerance values can be reduced if it is known that the frequency accuracy of the system and of the 25 MHz reference clock are very good. For most applications, however, a value of 0xff in register 0x64 will give robust performance.

For all the other standards shown in Table 2 the expected PPM count for Group 0 (registers 0x60 and 0x61) and Group 1 (registers 0x62 and 0x63) will be set the same, since there is only one VCO frequency for these standards. The expected PPM count and tolerance are computed as described above for 10 GbE and 1 GbE. The same values are written to each pair of PPM count registers for these standards.

As is the case with the standards-based mode of operation, the expected PPM count value and the PPM count tolerance must be written to registers 0x60, 0x61, 0x62, 0x63, and 0x64. These are computed exactly as described above for the standards-based mode of operation. Since the frequency-range-based mode of operation uses both Group 0 and Group 1 with the same expected PPM count, the same values should be loaded into the pairs of registers 0x60 and 0x62, and 0x61 and 0x63.

As an example, suppose that the expected data rate is 8.5 Gbps. The VCO frequency for the frequency-range based mode of operation is also 8.5 GHz. So we compute $N_{PPM} = 8.5 \times 1280 = 10880$. This is a decimal value. In hexadecimal this is 0x2a80.

We write the lower-order byte, 0x80 into registers 0x60 and 0x62. We write the higher order byte, 0x2a, into the least-significant 7 bits of registers 0x61 and 0x63. We also set bit 7 of registers 0x61 and 0x63. When this operation is complete, registers 0x60 and 0x62 will contain a value of 0x80. Registers 0x61 and 0x63 will contain a value of 0xaa.

We also write the PPM tolerance into both the upper and lower four bits of register 0x64. If we write this register to a value of 0xff, then the PPM count tolerance in parts per million will be given by $Tol_{PPM} = (1 \times 10^{-6} \times N_{TOL}) / N_{PPM} = 1379$ parts per million. This value will be appropriate for most systems.



In summary, for data rates that correspond to the pre-defined standards for the DS125DF410, the standards-based mode of operation can be used. This mode offers automatic switching of the divide ratio (and, for 10 GbE and 1 GbE, the VCO frequency) to easily accommodate operation over harmonically-related data rates. For data rates that are not covered by the pre-defined standards, the frequency-range-based mode of operation can be used. This mode works with a fixed divider ratio, which is nominally 1. However, the divider ratio can be forced to other values if desired.

The register configuration procedure is as follow:

- 1. Select the desired channel of the DS125DF410 by writing the appropriate value to register 0xff.
- Set bits 5:4 of register 0x36 to a value of 2'b11 as described above to enable the 25 MHz reference clock.
- 3. Write registers 0x2f with the correct values.
- 4. Compute the expected PPM count values for Group 0 and Group 1 as described above.
- 5. Write the expected PPM count values into registers 0x60-0x63 as described above, setting bit 7 of both registers 0x61 and 0x63.
- 6. Set the value 0xff into register 0x64 for an approximate PPM count tolerance of 1100-1400 PPM.
- 7. Reset the retimer CDR by setting and then clearing bits 3:2 of register 0x0a.

If there is a signal at the correct data rate present at the input to the DS125DF410, the retimer will lock to it.

In ref_mode 3, bits 5:4 of register 0x36 are set to 2'b11, it is not necessary to set the CAP DAC values the DS125DF410 determines the correct CAP DAC values automatically.

Because it is not necessary to set the CAP DAC values for Group 0 and Group 1 a-priori in ref_mode 3, the DS125DF410 can be set up to use automatically switching divider ratios and arbitrary VCO frequencies in this mode. The mapping of values in register 0x2f, bits 7:4, versus the divider ratios used for each of the two groups is shown in Table 3.

REGISTER 0x2f, Bits 7:4	DIVIDER RATIO GROUP 0	DIVIDER RATIO GROUP 1
4'b0010	1, 2, 4	1, 2, 4
4'b0011	1, 2, 4	1, 2, 4
4'b0100	2, 4	2, 4
4'b0110	1, 2, 4, 8	1, 2, 4, 8
4'b1010	2	2
4'b1011	2, 4	2, 4
4'b1100	1	1
4'b1111	8	1

Table 3. Divider Ratio Settings versus Register 0x2f Setting

Note that for the entries in Table 3 where the divider ratios are the same for the two groups, the expected PPM count for the two groups does not have to be the same. Therefore, in ref_mode 3, a single set of register settings can be used to specify multiple VCO frequencies either with the same divider ratio or with different divider ratios.

7.4.4.1 Ref_mode 3 Mode (Reference Clock Required)

Ref_mode 3 requires an external 25 MHz clock. This mode of operation is set in register 0x36 bits [5:4] = 2'b11 and is the default setting. In ref_mode 3, the external reference clock is used to aid initial phase lock, and to determine when its VCO is properly phase-locked. An external oscillator should be used to generate a 2.5V, 25 MHz reference signal which is connected to the DS125DF410 on the reference clock input pin (pin 19). The DS125DF410 does not include a crystal oscillator circuit, so a stand-alone external oscillator is required.

The reference clock speeds up the initial phase lock acquisition. The DS125DF410 is set to phase lock to a known data rate, or a constrained set of known data rates, and the digital circuitry in the DS125DF410 preconfigures the VCO frequency. This enables the DS125DF410 phase-lock to the incoming signal very quickly.

The reference clock is used to calibrate the VCO coarse tuning. However, the reference clock is not synchronous to the data stream, and the quality of the reference clock does not affect the jitter on the output retimed data. The retimed data clock for each channel is synchronous to the VCO internal to that channel of the DS125DF410.



The phase noise of the reference clock is not critical. Any commercially-available 25 MHz oscillator can provide an acceptable reference clock. The reference clock can be daisy-chained from one retimer to another so that only one reference oscillator is required in a system.

7.4.4.2 False Lock Detector Setting

The register 0x2F, bit 1 is set to 1 by default, which disables the false lock detector. This bit must be set to 0 to enable the false lock detector function.

7.4.4.3 Reference Clock In

REFCLK_IN pin 19 is for reference clock input. A 25 MHz oscillator should be connected to pin 19. See *Electrical Characteristics* for the requirements on the 25 MHz clock. The frequency of the reference clock should always be 25 MHz no matter what data rate or mode of operation is used.

7.4.4.4 Reference Clock Out

REFCLK_OUT pin 42 is the reference clock output pin. The DS125DF410 drives a buffered replica of the 25 MHz reference clock input on this output pin. If there are multiple DS125DF410 in the system, the REFCLK_OUT pin can be directly connected to the REFCLK_IN pin of another DS125DF410 in a daisy chain connection. The number of devices cascaded in a REF_CLK daisy chain is affected by the effective capacitance of the board trace connecting the REFCLK_OUT of one device to the REF_IN of the next device. The pulse high duration at the input of the last device must be greater than 4ns for proper operation.

In cases of cascading daisy chain with short trace (around 1.5 inches or 5pf trace capacitance), it is possible to cascade up to 9 devices. In other systems with longer interconnecting trace or more capacitive loading, the max number of daisy chained devices would be smaller. In a system which requires longer daisy chain, it is recommended to place an inverted gate after the 6th device. the pre-distorted duty cycle from the inverter allows for longer daisy chain. a better approach is to break the long daisy chain into two shorter chains, each driven by a buffer version of the clock and with each chain kept to a maximum of 6. As an example, if there are 12 devices in the system, the daisy chain connections can be divided into two groups of 6 devices and PCB trace length for the reference clock output to input connection should be 1.5 inch or less.

7.4.4.5 Driver Output Voltage

The differential output voltage of the DS125DF410 can be configured from a nominal setting of 600 mV peak-to-peak differential to a nominal setting of 1.3 V peak-to-peak differential, depending upon the application. The driver output voltage as set is the typical peak-to-peak differential output voltage with no de-emphasis enabled.

7.4.4.6 Driver Output De-Emphasis

The output de-emphasis level of the DS125DF410 can be configured from a nominal setting of 0 dB to a nominal setting of -15 dB depending upon the application. Larger absolute values of the de-emphasis setting provide more pre-distortion of the output driver waveform, accentuating the high-frequency components of the output driver waveform relative to the low-frequency components. Greater values of de-emphasis can compensate for greater dispersion in the transmission media at the output of the DS125DF410. The output de-emphasis level as set is the typical value to which the output signal will settle following the de-emphasis pulse interval in dB relative to the output VOD.

7.4.4.7 Driver Output Rise/Fall Time

In some applications, a longer rise/fall time for the output signal is desired. This can reduce electromagnetic interference (EMI) generated by fast switching waveforms. This is necessary in some applications for regulatory compliance. In others, it can reduce the crosstalk in the system.

The DS125DF410 can be configured to operate with a nominal rise/fall time corresponding to the maximum slew rate of the output drivers into the load capacitance. Alternatively, the DS125DF410 can be configured to operate with a slightly greater rise/fall time if desired. For the typical specifications on rise/fall time, see *Electrical Characteristics*.



7.4.4.8 INT

The $\overline{\text{INT}}$ line is an open-drain, 3.3V tolerant, LVCMOS active-low output. The $\overline{\text{INT}}$ lines from multiple DS125DF410s can be wired together and connected to an external controller.

The Horizontal Eye Opening/Vertical Eye Opening (HEO/VEO) interrupt can be enabled using SMBus control for each channel independently. This interrupt is disabled by default. The thresholds for horizontal and vertical eye opening that will trigger the interrupt can be set using the SMBus control for each channel.

If any interrupt occurs, registers in the DS125DF410 latch in information about the event that caused the interrupt. This can then be read out by the controller over the SMBus.

7.4.4.9 LOCK_3, LOCK_2, LOCK_1, and LOCK_0

Each channel of the DS125DF410 has an independent lock indication pin. These lock indication pins, LOCK_3, LOCK_1, and LOCK_0, are pin 16, pin 21, pin 40, and pin 45 respectively. These pins are shared with the SMBus address strap lines. After the address values have been latched in on power-up, these lines revert to their lock indication function.

When the corresponding channel of the DS125DF410 is locked to the incoming data stream, the lock indication pin goes high. This pin can be used to drive an LED on the board, giving a visual indication of the lock status, or it can be connected to other circuitry which can interpret the lock status of the channel.

7.5 Programming

- SMBus Master Configuration Mode
- SMBus Slave Configuration Mode

The configuration mode is selected by the state of the SMBus Enable pin (pin 20) when the DS125DF410 is powered-up. This pin should be either left floating or tied to the device V_{DD} through an optional $1k\Omega$ resistor. The effect of each of these settings is shown in Table 4.

PIN SETTING	CONFIGURATION MODE	DESCRIPTION	READ_EN PIN
Float	SMBus Master Mode	Device reads its configuration from an external EEPROM on power-up.	Pull low to initiate reading configuration data from external EEPROM
High (1)	SMBus Slave Mode	Device is configured over the SMBus by an external controller.	Tie low to enable proper address strapping on power-up

Table 4. SMBus Enable Settings

7.5.1 SMBus Strap Observation

Register 0x00, bits 7:4 and register 0x06, bits 3:0

In order to communicate with the DS125DF410 over the SMBus, it is necessary for the SMBus controller to know the address of the DS125DF410. The address strap observation bits in control/shared register 0x00 are primarily useful as a test of SMBus operation. There is no way to get the DS125DF410 to tell you what its SMBus address is unless you already know what it is.

In order to use the address strap observation bits of control/shared register 0x00, it is necessary first to set the diagnostic test control bits of control/shared register 0x06. This four-bit field should be written with a value of 0xa. When this value is written to bits 3:0 of control/shared register 0x06, then the value of the SMBus address straps can be read in register 0x00, bits 7:4. The value read will be the same as the value present on the ADDR3:ADDR0 lines when the DS125DF410 was powered up. For example, if a value of 0x1 is read from control/shared register 0x00, bits 7:4, then at power-up the ADDR0 line was set to 1 and the other address lines, ADDR3:ADDR1, were all set to 0. The DS125DF410 is set to an SMBus Write address of 0x32.



7.5.2 Device Revision and Device ID

Register 0x01

Control/shared register 0x01 contains the device revision and device ID. The device revision shown in Table 14 is the current revision for the DS125DF410. The device ID will be different for the different devices in the retimer family. This register is useful because it can be interrogated by software to determine the device variant and revision installed in a particular system. The software might then configure the device with appropriate settings depending upon the device variant and revision.

7.5.3 Control/Shared Register Reset

Register 0x04, bit 6

Register 0x04, bit 6, clears all the control/shared registers back to their factory defaults. This bit is self-clearing, so it is cleared after it is written and the control/shared registers are reset to their factory default values.

7.5.4 Interrupt Channel Flag Bits

Register 0x05, bits 3:0

The operation of these bits is described in the section on interrupt handling later in this data sheet.

7.5.5 SMBus Master Mode Control Bits

Register 0x04, bits 5 and 4 and register 0x05, bits 7 and 4

Register 0x04, bit 5, can be used to reset the SMBus master mode. This bit should not be set if the DS125DF410 is in SMBus slave mode. This is an undefined condition.

When this bit is set, if the EN_SMB pin is floating (meaning that the DS125DF410 is in SMBus master mode), then the DS125DF410 will read the contents of the external EEPROM when the READ_EN pin is pulled low. This bit is not self-clearing, so it should be cleared after it is set.

When the DS125DF410 EN_SMB pin is floating (meaning that the DS125DF410 is in SMBus master mode), it will read from its external EEPROM when its READ_EN pin goes low. After the EEPROM read operation is complete, register 0x05, bit 4 will be set. Alternatively, the DS125DF410 will read from its external EEPROM when triggered by register 0x04, bit 4, as described below.

When register 0x04, bit 4, is set, the DS125DF410 reads its configuration from an external EEPROM over the SMBus immediately. When this bit is set, the DS125DF410 does not wait until the READ_EN pin is pulled low to read from the EEPROM. This EEPROM read occurs whether the DS125DF410 is in SMBus master mode or not. If the read from the EEPROM is not successful, for example because there is no EEPROM present, then the DS125DF410 may hang up and a power-up reset may be necessary to return it to proper operation. You should only set this bit if you know that the EEPROM is present and properly configured.

If the EEPROM read has already completed, then setting register 0x04, bit 4, will not have any effect. To cause the DS125DF410 to read from the EEPROM again it is necessary to set bit 5 of register 0x04, resetting the SMBus master mode. If the DS125DF410 is not in SMBus master mode, do not set this bit. After setting this bit, it should be cleared before further SMBus operations.

After SMBus master mode has been reset, the EEPROM read may be initiated either by pulling the READ_EN pin low or by then setting register 0x04, bit 4.

Register 0x05, bit 7, disables SMBus master mode. This prevents the DS125DF410 from trying to take command of the SMBus to read from the external EEPROM. Obviously this bit will have no effect if the EEPROM read has already taken place. It also has no effect if an EEPROM read is currently in progress. The only situations in which disabling EEPROM master mode read is valid are (1) when the DS125DF410 is in SMBus master mode, but the READ_EN pin has not yet gone low, and (2) when register 0x04, bit 5, has been used to reset SMBus master mode but the EEPROM read operation has not yet occurred.

Do not set this bit and bit 4 of register 0x04 simultaneously. This is an undefined condition and can cause the DS125DF410 to hang up.



7.5.6 Resetting Individual Channels of the Retimer

Register 0x00, bit 2, and register 0x0a, bits 3:2

Bit 2 of channel register 0x00 are used to reset all the registers for the corresponding channel to their factory default settings. This bit is self-clearing. Writing this bit will clear any register changes you have made in the DS125DF410 since it was powered-up.

To reset just the CDR state machine without resetting the register values, which will re-initiate the lock and adaptation sequence for a particular channel, use channel register 0x0a. Set bit 3 of this register to enable the reset override, then set bit 2 to force the CDR state machine into reset. These bits can be set in the same operation. When bit 2 is subsequently cleared, the CDR state machine will resume normal operation. If a signal is present at the input to the selected channel, the DS125DF410 will attempt to lock to it and will adapt its CTLE and its DFE according to the currently configured adapt mode for the selected channel. The adapt mode is configured by channel register 0x31, bits 6:5.

7.5.7 Interrupt Status

Control/Shared Register 0x05, bits 3:0, Register 0x01, bits 4 and 0, Register 0x30, bit 4, Register 0x32, and Register 0x36, bit 6

Each channel of the DS125DF410 will generate an interrupt under several different conditions. The DS125DF410 will always generate an interrupt when it loses CDR lock or when a signal is no longer detected at its input. If the HEO/VEO interrupt is enabled by setting bit 6 of register 0x36, then the retimer will generate an interrupt when the horizontal or vertical eye opening falls below the preset values even if the retimer remains locked. When one of these interrupt conditions occurs, the retimer alerts the system controller via hardware and provides additional details via register reads over the SMBus.

First, the open-drain interrupt line $\overline{\text{INT}}$ is pulled low. This indicates that one or more of the channels of the retimer has generated an interrupt. The interrupt lines from multiple retimers can be wire-ANDed together so that if any retimer generates an interrupt the system controller can be notified using a single interrupt input.

If the interrupt has occurred because the horizontal or vertical eye opening has dropped below the pre-set threshold, which is set in channel register 0x32, then bit 4 of register 0x30 will go high. This indicates that the source of the interrupt was the HEO or VEO.

If the interrupt has occurred because the CDR has fallen out of lock, or because the signal is no longer detected at the input, then bit 4 and/or bit 0 of register 0x01 will go high, indicating the cause of the interrupt.

In either case, the control/shared register set will indicate which channel caused the interrupt. This is read from bits 3:0 of control/shared register 0x05.

When an interrupt is detected by the controller on the interrupt input, the controller should take the following steps to determine the cause of the interrupt and clear it.

- 1. The controller detects the interrupt by detecting that the $\overline{\text{INT}}$ line has been pulled low by one of the retimers to which it is connected.
- 2. The controller reads control/shared register 0x05 from all the DS125DF410s connected to the INT line. For at least one of these devices, at least one of the bits 3:0 will be set in this register.
- 3. For each device with a bit set in bits 3:0 of control/shared register 0x05, the controller determines which channel or channels produced an interrupt. Refer to Table 14 for a mapping of the bits in this bit field to the channel producing the interrupt.
- 4. When the controller detects that one of the retimers has a 1 in one of the four LSBs of this register, the controller selects the channel register set for that channel of that retimer by writing to the channel select register, 0xff, as previously described.
- 5. For each channel that generated an interrupt, the controller reads channel register 0x01. If bit 4 of this register is set, then the interrupt was caused by a loss of CDR lock. If bit 0 is set, then the interrupt was caused by a loss of signal. it is possible that both bits 0 and 4 could be set. Reading this register will clear these bits.



- 6. Optionally, for each channel that generated an interrupt, the controller reads channel register 0x30. If bit 4 of this register is set, then the interrupt was caused by HEO and/or VEO falling out of the configured range. This interrupt will only occur if bit 6 of channel register 0x36 is set, enabling the HEO/VEO interrupt. Reading register 0x30 will clear this interrupt bit.
- 7. Once the controller has determined what condition caused the interrupt, the controller can then take the appropriate action. For example, the controller might reset the CDR to cause the retimer to re-adapt to the incoming signal. If there is no longer an incoming signal (indicated by a loss of signal interrupt, bit 0 of channel register 0x01), then the controller might alert an operator or change the channel configuration. This is system dependent.
- 8. Reading the interrupt status registers will clear the interrupt. If this does not cause the interrupt input to go high, then another device on the same input has generated an interrupt. The controller can address the next device using the procedure above.
- 9. Once all the interrupt registers for all channels for all DS125DF410s that generated interrupts have been read, clearing all the interrupt indications, the INT line should go high again. This indicates that all the existing interrupt conditions have been serviced.

The channel registers referred to above, registers 0x01, 0x30, 0x32, and 0x36, are described in the channel registers table, Table 16.

7.5.8 Overriding the CTLE Boost Setting

Register 0x03, Register 0x13, bit 2, and Register 0x3a

To override the CTLE boost settings, register 0x03 is used. This register contains the currently-applied CTLE boost settings. The boost values can be overridden by using the two-bit fields in this register as shown in the table.

The final stage of the CTLE has an additional control bit which sets it to a limiting mode. For some channels, this additional setting improves the bit error rate performance. This bit is bit 2 of register 0x13.

If the DS125DF410 loses lock because of a change in the CTLE settings, the DS125DF410 will initiate its lock and adaptation sequence again. Thus, if you write new CTLE boost values to register 0x03 and 0x13 which cause the DS125DF410 to drop out of lock, the DS125DF410 may, in the process of reacquiring the CDR lock, reset the CTLE settings to different values than those you set in register 0x03 and 0x13. If this behavior is not understood, it can appear that the DS125DF410 did not accept the values you wrote to the CTLE boost registers. What's really happening, however, is that the lock and adaptation sequence is overriding the CTLE values you wrote to the CTLE boost registers. This will not happen unless the DS125DF410 drops out of lock.

if the adapt mode is set to 0 (bits 6:5 of channel register 0x31), then the CTLE boost values will not be overridden, but the DS125DF410 may still lose lock. If this happens, the DS125DF410 will attempt to reacquire lock. if the reference mode is set appropriately, and if the rate/subrate code is set to permit it, the DS125DF410 will begin searching for CDR lock at the highest allowable VCO divider ratio – that is, at the lowest configured bit rate. At divider values of 4 and 8, the CTLE boost settings used will come not from the values in register 0x03, and 0x13, but rather from register 0x3a, the fixed CTLE boost setting for lower data rates. This setting will be written into boost setting register 0x03 during the lock search process. This value may be different from the value you set in register 0x03, so, again, it may appear that the DS125DF410 has not accepted the CTLE boost settings you set in registers 0x03 and 0x13. The interactions of the lock and adaptation sequences with the manually-set CTLE boost settings can be difficult to understand.

To manually override the CTLE boost under all conditions, perform the following steps.

- 1. Set the DS125DF410 channel adapt mode to 0 by writing 0x0 to bits 6:5 of channel register 0x31.
- 2. Set the desired CTLE boost setting in register 0x3a. If the DS125DF410 loses lock and attempts to lock to a lower data rate, it will use this CTLE boost setting.
- 3. Set the desired CTLE boost setting in register 0x03.
- 4. Set the desired CTLE boost setting in register 0x40.
- 5. If desired, set the CTLE stage 3 limiting bit, bit 2 of register 0x13.

If the DS125DF410 loses lock when the CTLE boost settings are set according to the sequence above, the DS125DF410 will try to reacquire lock, but it will not change the CTLE boost settings in order to do so.



7.5.9 Overriding the VCO Search Values

Register 0x08, bits 4:0, Register 0x09, bit 7, Register 0x0b, bits 4:0, Register 0x36, bits 5:4 and 2:0, and Register 0x2f, bits 7:6 and 5:4

Registers 0x08 and 0x0b contain CAP DAC override values. Normally, when bits 5:4 of register 0x36 are set to 2'b11, then the DS125DF410 performs an initial search to determine the correct CAP DAC setting (coarse VCO tuning) for the selected rate and subrate. The rate and subrate settings (bits 7:6 and 5:4 of register 0x2f) determine the frequency range to be searched, with the 25 MHz reference clock used as the frequency reference for the frequency search.

The CAP DAC value can be overridden by writing new values to bits 4:0 of register 0x08 (for CAP DAC setting 1) and bits 4:0 of 0x0b (for CAP DAC setting 2). The override bit, bit 7 of register 0x09 must be set for the override CAP DAC values to take effect. Since the valid rate and subrate setting for 10 GbE and 1 GbE applies to multiple data rates, there are two CAP DAC values for this rate. The first is in register 0x08, bits 4:0, and the second is in register 0x0b, bits 4:0. The DS125DF410 will use the CAP DAC value in register 0x08 for the larger divide ratio (8) associated with the selected rate and subrate to try and acquire lock. If it fails to acquire lock, it will use the CAP DAC value in register 0x0b with the smaller divide ratio (higher VCO frequency) associated with the selected rate and subrate (1). It will continue to try to acquire lock in this way until it either succeeds or the override bit (bit 7 of register 0x09) is cleared.

7.5.10 Overriding the Output Multiplexer

Register 0x09, bit 5, Register 0x14, bits 7:6, and Register 0x1e, bits 7:5

By default, the DS125DF410 output for each channel will be as shown in Table 5.

Table 5. Default Output Status Description

INPUT SIGNAL STATUS	CHANNEL STATUS	OUTPUT STATUS	
Not Present	No Signal Detected	Muted	
Present	Not Locked	Muted	
Present	Locked	Retimed Data	

This default behavior can be modified by register writes.

Register 0x1e, bits 7:5, contain the output multiplexer override value. The values of this three-bit field and the corresponding meanings of each are shown in Table 6.

Table 6. Output Multiplexer Override Settings

BIT FIELD VALUE	OUTPUT MULTIPLEXER SETTING	COMMENTS
0x7	Mute	Default when no signal is present or when the retimer is unlocked
0x6	N/A	Invalid Setting
0x5	10 MHz Clock	Internal 10 MHz clock Clock frequency may not be precise, There is no production test coverage for this and is only use for testing.
0x4	PRBS Generator	PRBS Generator must be enabled to output PRBS sequence
0x3	VCO Q-Clock	Register 0x09, bit 4, and register 0x1e, bit 0, must be set to enable the VCO Q-Clock. There is no production test coverage for this and is only use for testing.
0x2	VCO I-Clock	There is no production test coverage for this and is only use for testing.
0x1	Retimed Data	Default when the retimer is locked
0x0	Raw Data	Bypass the CDR, output is not retimed and must set bit 5 of register 0x09 and bit 7 of 0x3F.

If the output multiplexer is not overridden, that is, if bit 5 of register 0x09 is not set, then the value in register 0x1e, bits 7:5, controls the output produced when the retimer has a signal at its input, but is not locked to it. The default value for this bit field, 0x7, causes the retimer output to mute when the retimer is not locked to an input signal. Writing a value of 0x0 to this bit field, for example, will cause the retimer to output raw data (not retimed) when it is not locked to its input signal.



Set the override bit to 1, bit 5 of register 0x09, will cause the retimer to output the value selected by the bit field in register 0x1e, bits 7:5. In the raw data mode (CDR is bypassed), the register 0x3F, bit 7 should be set to 1, this will disable the fast cap re-search which stops the output from powering down (muting) during raw mode.

When no signal is present at the input to the selected channel of the DS125DF410 the signal detect circuitry will power down the channel. This includes the output driver which is therefore muted when no signal is present at the input. If you want to get an output when no signal is present at the input, for example to enable a free-running PRBS sequence, the first step is to override the signal detect. In order to force the signal detect on, set bit 7 and clear bit 6 of channel register 0x14. Even if there is no signal at the input to the channel, the channel will be enabled. If the channel was disabled before, the current drain from the supply will increase by 100–150 mA depending upon the other channel settings in the device. This increased current drain indicates that the channel is now enabled.

The second step is to override the output multiplexer setting. This is accomplished by setting bit 5 of register 0x09, the output multiplexer override. Once this bit is set, the value of register 0x1e, bits 7:5 will control the output of the channel. Note that if either retimed or raw data is selected, the output will just be noise. The device output may saturate to a static 1 or 0.

If there is no signal, the VCO clock will be free-running. Its frequency will depend upon the divider and CAP DAC settings and it will vary from part to part and over temperature.

If the PRBS generator is enabled, the PRBS generator output can be selected. This can either be at a data rate determined by the free-running VCO or at a data rate determined by the input signal, if one is present. If a signal is present at the input and the DS125DF410 can lock to it, the output of the PRBS generator will be synchronous with the input signal, but the bit stream output will be determined by the PRBS generator selection.

The 10 MHz clock is always available at the output when the output multiplexer is overridden. The 10 MHz clock is a free-running oscillator in the DS125DF410 and is not synchronous to the input or to anything else in the system. The clock frequency will be approximately 10 MHz, but this will vary from part to part.

If there is a signal present at the input, it is not necessary to override the signal detect. Clearing bits 7 and 6 of register 0x14 will return control of the signal detect to the DS125DF410. Normally, when the retimer is locked to a signal at its input, it will output retimed data. However, if desired, the output multiplexer can be overridden in this condition to output raw data. It can also be set to output any of the other signals shown in Table 6. If there is an input signal, and if the DS125DF410 is locked to it, the VCO I-Clock, the VCO Q-Clock, and the output of the PRBS generator, if it is enabled, will be synchronous to the input signal.

When a signal is present at the input, it might be desired to output the raw data in order to see the effects of the CTLE and (for the DS125DF410) the DFE without the CDR. It might also be desired to enable the PRBS generator and output this signal, replacing the data content of the input signal with the internally-generated PRBS sequence.

7.5.11 Overriding the VCO Divider Selection

Register 0x09, bit 2, and Register 0x18, bits 6:4

In normal operation, the DS125DF410 sets its VCO divider to the correct divide ratio, either 1, 2, 4, 8, or 16, depending upon the bit rate of the signal at the channel input. It is possible to override the divider selection. This might be desired if the VCO is set to free-run, for example, to output a signal at a sub-harmonic of the actual VCO frequency.

In order to override the VCO divider settings, first set bit 2 of register 0x09. This is the VCO divider override enable. Once this bit is set, the VCO divider setting is controlled by the value in register 0x18, bits 6:4. The valid values for this three-bit field are 0x0 to 0x4. The mapping of the bit field values to the divider ratio is shown in Table 7.



Table 7. Divider Ratio Mapping to Register 0x18, Bits 6:4

BIT FIELD VALUE	DIVIDER RATIO
0	1
1	2
2	4
3	8
4	16

In normal operation, the DS125DF410 will determine the required VCO divider ratio automatically. The most common application for overriding the divider ratio is when the VCO is set to free-run. Normally the divider ratio should not be overridden except in this case.

7.5.12 Using the PRBS Generator

Register 0x0d, bit 5, Register 0x1e, bit 4, and Register 0x30, bit 3 and bits 1:0

The DS125DF410 includes an internal PRBS generator which can generate standard PRBS-9 and PRBS-31 bit sequences. The PRBS generator can produce a PRBS sequence that is synchronous to the incoming data signal, or it can generate a PRBS sequence using the internal free-running VCO as a clock. Both modes of operation are described in the paragraphs that follow.

To produce a PRBS sequence that is synchronized to the incoming data signal, the DS125DF410 must be locked to the incoming signal. When this is true, the signal detect is set and the channel is active. In addition, the VCO is locked to the incoming signal The VCO will remain locked to the incoming signal regardless of the state of the output multiplexer.

To activate the PRBS generator, first set bit 4 of register 0x1e. This bit enables the PRBS generator digital circuitry. Then reset the PRBS clock by clearing bit 3 of register 0x30. Select either PRBS-9 or PRBS-31 by setting bits 1:0 of register 0x30. Set this bit field to 0x0 for PRBS-9 and to 0x2 for PRBS-31. Then load the PRBS clock by setting bit 3 of register 0x30. Finally, enable the PRBS clock by setting bit 5 of register 0x0d. This sequence of register writes will enable the internal PRBS generator.

As described above, to select the PRBS generator as the output for the selected channel, set bit 5 of register 0x09, the output multiplexer override. Then write 0x4 to bits 7:5 of register 0x1e. This selects the PRBS generator for output.

For the case described above, the output PRBS sequence will be synchronous to the incoming data. There are two other cases of interest. The first is when there is an input signal but the PRBS sequence should not be synchronous to it. In other words, in this case it is desired that the VCO should free-run. The second case is when there is no input signal, but the PRBS sequence should still be output. Again, in this case, the VCO is free-running.

The register settings for these two cases are almost the same. The only difference is that, if there is no input signal, then the channel will be disabled and powered-down by default. In order to force enable the channel, write a 1 to bit 7 and a 0 to bit 6 of register 0x14. This forces the signal detect to be active and enables the selected channel.

The remainder of the register write sequence is designed to disable the phase-locked loop so that the VCO can free run.

First write a 1 to bit 3 of register 0x09, then 0x0 to bits 1:0 of register 0x1b. This disables the charge pump for the phase-locked loop.

Next write a 1 to bit 2 of register 0x09. This enables the VCO divider override. Then set the VCO divider ratio by writing to register 0x18 as shown in Table 7. For an output frequency of approximately 10.3125 GHz, set the divider ratio to 1 by writing 0x0 to bits 6:4 of register 0x18. Do not clear bit 3 when you write a 1 to bit 2 of register 0x09.



Now write a 1 to bit 7 of register 0x09. This enables the VCO CAP DAC override. Write the desired VCO cap count to register 0x08, bits 4:0. The mapping of VCO frequencies to cap count will vary somewhat from part to part. The VCO cap count should be set to 0x08 to yield an output VCO frequency of approximately 10.3125 GHz. Do not clear bits 3 and 2 when you write a 1 to bit 7 of register 0x09.

Now write a 1 to bit 6 of register 0x09. This enables the VCO LPF DAC which can generate a VCO control voltage internally to the DS125DF410. Once the LPF DAC is enabled, write the desired value of the LPF DAC output in register 0x1f, bits 4:0. For an output VCO frequency of approximately 10.3125 GHz, set the LPF DAC setting to 0x12. Do not clear the remaining bits of register 0x09 when you write a 1 to bit 6.

Now, as above, enable the PRBS generator and set it to the desired bit sequence, then select the output to be the PRBS generator by setting the output multiplexer. Notice that when this entire sequence has been completed, bits 7:2 of register 0x09 will all be set. The default value of register 0x09 is 0x00, so you can clear all the overrides when you are ready to return to normal operation by writing 0x00 to register 0x09.

The VCO frequency in free-run will vary somewhat from part to part. In order to determine exact values of the CAP DAC and LPF DAC settings, it will be necessary to directly measure the VCO frequency using some sort of frequency-measurement device such as a frequency counter or a spectrum analyzer. When the VCO is set to free-run mode as above, you can select the VCO I-clock (in-phase clock) to be the output as shown in Table 6. You can measure the frequency of the VCO I-clock while adjusting the CAP DAC and LPF DAC values until the VCO I-clock frequency is acceptable for your application. Then you can once again select the PRBS generator as the output using the output multiplexer selection field.

7.5.13 Using the Internal Eye Opening Monitor

Register 0x11, bits 7:6 and bit 5, Register 0x22, bit 7, Register 0x24, bit 7 and bit 0, Register 0x25, Register 0x26, Register 0x27, Register 0x28, Register 0x2a and Register 0x3e, bit 7

The DS125DF410 includes an internal eye opening monitor. The eye opening monitor is used by the retimer to compute a figure of merit for automatic adaptation of the CTLE and the DFE. It can also be controlled and queried through the SMBus by a system controller.

The eye opening monitor produces error hit counts for settable phase and voltage offsets of the comparator in the retimer. This is similar to the way many Bit Error Rate Test Sets measure eye opening. At each phase and amplitude offset setting, the eye opening monitor determines the nominal bit value ("0" or "1") using its primary comparator. This is the bit value that is resynchronized to the recovered clock and presented at the output of the DS125DF410. The eye opening monitor also determines the bit value detected by the offset comparator. This information yields an eye contour. Here's how this works.

If the offset comparator is offset in voltage by an amount larger than the vertical eye opening, for example, then the offset comparator will always decide that the current bit has a bit value of "0". When the bit is really a "1", as determined by the primary comparator, this is considered a bit error. The number of bit errors is counted for a settable interval at each setting of the offset phase and voltage of the offset comparator. These error counts can be read from registers 0x25 and 0x26 for sequential phase and voltage offsets. These error counts for all phase and voltage offsets form a 64 X 64 point array. A surface or contour plot of the error hit count versus phase and voltage offset produces an eye diagram, which can be plotted by external software.

The eye opening monitor works in two modes. In the first, only the horizontal and vertical eye openings are measured. The eye opening monitor first sweeps its variable-phase clock through one unit interval with the comparison voltage set to the mid point of the signal. This determines the midpoint of the horizontal eye opening. The eye opening monitor then sets its variable phase clock to the midpoint of the horizontal eye opening and sweeps its comparison voltage. These two measurements determine the horizontal and vertical eye openings. The horizontal eye opening value is read from register 0x27 and the vertical eye opening from register 0x28. Both values are single byte values.

The measurement of horizontal and vertical eye opening is very fast. The speed of this measurement makes it useful for determining the adaptation figure of merit. In normal operation, the HEO and VEO are automatically measured periodically to determine whether the DS125DF410 is still in lock. Reading registers 0x27 and 0x28 will yield the most-recently measured HEO and VEO values.



In normal operation, the eye monitor circuitry is powered down most of the time to save power. When the eye is to be measured under external control, it must first be enabled by writing a 0 to bit 5 of register 0x11. The default value of this bit is 1, which powers down the eye monitor except when it is powered-up periodically by the CDR state machine and used to test CDR lock. The eye monitor must be powered up to measure the eye under external SMBus control.

Bits 7:6 of register 0x11 are also used during eye monitor operation to set the EOM voltage range. This is described below. A single write to register 0x11 can set both bit 5 and bits 7:6 in one operation.

Register 0x3e, bit 7, enables horizontal and vertical eye opening measurements as part of the lock validation sequence. When this bit is set, the CDR state machine periodically uses the eye monitor circuitry to measure the horizontal and vertical eye opening. If the eye openings are too small, according to the pre-determined thresholds in register 0x6a, then the CDR state machine declares lock loss and begins the lock acquisition process again. For SMBus acquisition of the internal eye, this lock monitoring function must be disabled. Prior to overriding the EOM by writing a 1 to bit 0 of register 0x24, disable the lock monitoring function by writing a 0 to bit 7 of register 0x3e. Once the eye has been acquired, you can reinstate HEO and VEO lock monitoring by once again writing a 1 to bit 7 of register 0x3e.

Under external SMBus control, the eye opening monitor can be programmed to sweep through all its 64 states of phase and voltage offset autonomously. This mode is initiated by setting register 0x24, bit 7, the fast_eom mode bit. Register 0x22, bit 7, the eom_ov bit, should be cleared in this mode.

When the fast_eom bit is set, the eye opening monitor operation is initiated by setting bit 0 of register 0x24, which is self-clearing. As soon as this bit is set, the eye opening monitor begins to acquire eye data. The results of the eye opening monitor error counter are stored in register 0x25 and 0x26. In this mode the eye opening monitor results can be obtained by repeated multi-byte reads from register 0x25. It is not necessary to read from register 0x26 for a multi-byte read. As soon as the eight most significant bits are read from register 0x25, the eight least significant bits for the current setting are loaded into register 0x25 and they can be read immediately. As soon as the read of the eight most significant bits has been initiated, the DS125DF410 sets its phase and voltage offsets to the next setting and starts its error counter again. The result of this is that the data from the eye opening monitor is available as quickly as it can be read over the SMBus with no further register writes required. The external controller just reads the data from the DS125DF410 over the SMBus as fast as it can. When all the data has been read, the DS125DF410 clears the eom start bit.

If multi-byte reads are not used, meaning that the device is addressed each time a byte is read from it, then it is necessary to read register 0x25 to get the MSB (the eight most significant bits) and register 0x26 to get the LSB (the eight least significant bits) of the current eye monitor measurement. Again, as soon as the read of the MSB has been initiated, the DS125DF410 sets its phase and voltage offsets to the next setting and starts its error counter again. In this mode both registers 0x25 and 0x26 must be read in order to get the eye monitor data. The eye monitor data for the next set of phase and voltage offsets will not be loaded into registers 0x25 and 0x26 until both registers have been read for the current set of phase and voltage offsets.

In all eye opening monitor modes, the amount of time during which the eye opening monitor accumulates eye opening data can be set by the value of register 0x2a. In general, the greater this value the longer the accumulation time. When this value is set to its maximum possible value of 0xff, the maximum number of samples acquired at each phase and amplitude offset is approximately 2¹⁸. Even with this setting, the eye opening monitor values can be read from the SMBus with no delay. The eye opening monitor operation is sufficiently fast that the SMBus read operation cannot outrun it.

The eye opening is measured at the input to the data comparator. At this point in the data path, a significant amount of gain has been applied to the signal by the CTLE. In many cases, the vertical eye opening as measured by the EOM will be on the order of 400 to 500 mV peak-to-peak. The secondary comparator, which is used to measure the eye opening, has an adjustable voltage range from ±100 mV to ±400 mV. The EOM voltage range is normally set by the CDR state machine during lock and adaptation, but the range can be overridden by setting bit 6 to 0 of register 0x2C, so the voltage range can scale with the values in register 0x11, bits [7:6]. The values of this code and the corresponding EOM voltage ranges are shown in Table 8.



Table 8. EOM Voltage Range vs Bits 7:6 of Register 0x11

VALUE in BITS 7:6 of REGISTER 0x11	EOM VOLTAGE RANGE (± mV)
0x0	±100
0x1	±200
0x2	±300
0x3	±400

Note that the voltage ranges shown in Table 8 are the voltage ranges of the signal at the input to the data path comparator. These values are not directly equivalent to any observable voltage measurements at the input to the DS125DF410 . Note also that if the EOM voltage range is set too small the voltage sweep of the secondary comparator may not be sufficient to capture the vertical eye opening. When this happens the eye boundaries will be outside the vertical voltage range of the eye measurement.

To summarize, the procedure for reading the eye monitor data from the DS125DF410 is shown below.

- 1. Select the DS125DF410 channel to be used for the eye monitor measurement by writing the channel select register, register 0xff, with the appropriate value as shown in Table 15. if the correct channel register set is already selected, this step may be skipped.
- 2. Disable the HEO and VEO lock monitoring function by writing a 0 to bit 7 of register 0x3e.
- 3. Select the eye monitor voltage range by setting bits 7:6 of register 0x11 according to the values in Table 8. The CDR state machine will have set this range during lock acquisition, but it may be necessary to change it to capture the entire vertical eye extent.
- 4. Power up the eye monitor circuitry by clearing bit 5 of register 0x11. Normally the eye monitor circuitry is powered up periodically by the CDR state machine. Clearing bit 5 of register 0x11 enables the eye monitor circuitry unconditionally. This bit should be set again once the eye acquisition is complete. Clearing bit 5 and setting bits 7:6 of register 0x11 as desired can be combined into a single register write if desired.
- 5. Clear bit 7 of register 0x22. This is the eye monitor override bit. It is cleared by default, so you may not need to change it.
- 6. Set bit 7 of register 0x24. This is the fast eye monitor enable bit.
- 7. Set bit 1 of register 0x24. This initiates the automatic fast eye monitor measurement. This bit can be set at the same time a bit 7 of register 0x24 if desired.
- 8. Read the data array from the DS125DF410. This can be accomplished in two ways.
 - If you are using multi-byte reads, address the DS125DF410 to read from register 0x25. Continue to read
 from this register without addressing the device again until you have read all the data desired. The
 read operation can be interrupted by addressing the device again and then resumed by reading once
 again from register 0x25.
 - If you are not using multi-byte reads, then read the MSB for each phase and amplitude offset setting from register 0x25 and the LSB for each setting from register 0x26. In this mode, you address the device each time you want to read a new byte.
- 9. In either mode, the first four bytes do not contain valid data. These should be discarded.
- 10. Continue reading eye monitor data until you have read the entire 64 X 64 array.
- 11. Clear bit 7 of register 0x24. This disables fast eye monitor mode.
- 12. Set bit 5 of register 0x11. This will return control of the eye monitor circuitry to the CDR state machine.
- 13. Set bit 7 of register 0x3e. This re-enables the HEO and VEO lock monitoring.



7.5.14 Overriding the DFE Tap Weights and Polarities

Register 0x11, bits 3:0, Register 0x12, bit 7 and bits 4:0, Register 0x15, bit 7, Register 0x1e, bit 3, Register 0x20, Register 0x21, Register 0x23, bit 6, Register 0x2f, bit 0, and Registers 0x71–0x75

For the DS125DF410 the DFE tap weights and polarities are normally set automatically by the adaptation procedure. These values can be overridden by the user if desired.

Prior to overriding the DFE tap weights and polarities, the dfe_ov bit, bit 6 of register 0x23, should be set. This bit is set by default. In order for the DFE tap weights and polarities to be applied to the input signal, bit 3 of register 0x1e, the dfe_PD bit, must be set to 0. It is necessary to change the default settings of these registers, because the DFE is powered down by default.

It is also necessary to set bit 7 of register 0x15 in order to manually set the DFE tap weights. This bit is cleared by default.

Bits 4:0 of register 0x12 set the five-bit weight for DFE tap 1. The first DFE tap has a five-bit setting, while the other taps are set using four bits. Often the first DFE tap has the largest effect in improving the bit error rate of the system, which is why this tap has a five-bit weight setting.

The polarity of the tap weight for tap 1 is set using bit 7 of the same register, register 0x12. The polarity is set to 0 by default, which corresponds to a negative algebraic sign for the tap.

The other four taps are set using four-bit fields in registers 0x20 and 0x21. The polarities of these taps are set by bits 3:0 in register 0x11. These tap polarities are all set to 0 by default.

As is the case for the CTLE settings, if changing the DFE tap weights or polarities causes the DS125DF410 to lose lock, it may readapt its CTLE in order to reacquire lock. If this occurs, the CTLE settings may appear to change spontaneously when the DFE tap weights are changed. The mechanism is the same as that described above for the CTLE boost settings.

When the DS125DF410 is set to adapt mode 2 or 3 using bits 6:5 of register 0x31, it will automatically adapt its DFE whenever its CDR state machine is reset. This occurs when the user manually resets the CDR state machine using bits 3:2 of register 0x0a, or when a signal is first presented at the input to the channel when the channel is in an unlocked state.

Regardless of the adapt mode, DFE adaptation can be initiated under SMBus control. Because the DFE tap weight registers are used by the DFE state machine during adaptation, they may be reset prior to adaptation, which can cause the adaptation to fail. The DFE tap observation registers can be used to prevent this.

Prior to initiating DFE adaptation under SMBus control, write the starting values of the DFE tap settings into the DFE tap weight registers, registers 0x11, 0x12, 0x20, and 0x21. The values can be read from the observation registers, registers 0x71 through 0x75. For each DFE tap, read the current value in the observation register. Both the polarities and the tap weights are contained in the observation registers as shown in Table 14. For each DFE tap, write the current tap polarity and tap weight into the DFE tap register. Once all these values have been written, DFE adaptation can be initiated and it will proceed normally. If the DS125DF410 fails to find a set of DFE tap weights producing a better adaptation figure of merit than the starting tap weights, the starting tap weights will be retained and used.

CTLE adaptation can also be initiated manually. Setting and then clearing bit 0 of register 0x2f will initiate adaptation of the CTLE. As with the DFE, if the DS125DF410 fails to find a set of CTLE settings that produce a better adaptation figure of merit than the starting CTLE values, the starting CTLE values will be retained and used.

7.5.15 Enabling Slow Rise/Fall Time on the Output Driver

Register 0x18, bit 2

Normally the rise and fall times of the output driver of the DS125DF410 are set by the slew rate of the output transistors. By default, the output transistors are biased to provide the maximum possible slew rate, and hence the minimum possible rise and fall times. In some applications, slower rise and fall times may be desired. For example, slower rise and fall times may reduce the amplitude of electromagnetic interference (EMI) produced by a system.

Setting bit 2 of register 0x18 will adjust the output driver circuitry to increase the rise and fall times of the signal. Setting this bit will approximately double the nominal rise and fall times of the DS125DF410 output driver. This bit is cleared by default.



7.5.16 Inverting the Output Polarity

Register 0x1f, bit 7

In some systems, the polarity of the data does not matter. In systems where it does matter, it is sometimes necessary, for the purposes of trace routing, for example, to invert the normal polarities of the data signals.

The DS125DF410 can invert the polarity of the data signals by means of a register write. Writing a 1 to bit 7 of register 0x1f inverts the polarity of the output signal for the selected channel. This can provide additional flexibility in system design and board layout.

7.5.17 Overriding the Figure of Merit for Adaptation

Register 0x2c, bits 5:4, Register 0x31, bits 6:5, Register 0x6b, Register 0x6c, Register 0x6d, and Register 0x6e, bits 7 and 6

The default figure of merit for both the CTLE and DFE adaptation in the DS125DF410 is simple. The horizontal and vertical eye openings are measured for each CTLE boost setting or set of DFE tap weights and polarities. The vertical eye opening is scaled to a constant reference vertical eye opening and the smaller of the horizontal or vertical eye opening is taken as the figure of merit for that set of equalizer settings. The objective is to adapt the equalizer to a point where the horizontal and vertical eye openings are both as large as possible. This usually provides optimum bit error rate performance for most transmission channels.

In some systems the adaptation can reach a better setting if only the horizontal or vertical eye opening is used to compute the figure of merit rather than using both. This will be system-dependent and the user must determine through experiment whether this provides better adaptation in the user's system. For the DS125DF410, the DFE figure of merit type can be set using register 0x2c, bits 5:4. The value of this two-bit field versus the configured figure of merit type is shown in Table 9.

REGISTER 0x2c, BITS 5:4	FIGURE of MERIT TYPE
0x0	Not Valid
0x1	Only HEO is used
0x2	Only VEO is used
0x3	Both HEO and VEO are used (default)

Table 9. Figure of Merit Type Setting

The CTLE figure of merit type is selected using the two-bit field in register 0x31, bits 4:3, with the same effect as in Table 9.

For some transmission media the adaptation can reach a better setting if a different figure of merit is used. The DS125DF410 includes the capability of adapting based on a configurable figure of merit. The configurable figure of merit is structured as shown in Equation 1.

$$FOM = (HEO - b) \times a + (VEO - c) \times (1 - a)$$
 (1)

In this equation, HEO is horizontal eye opening, VEO is vertical eye opening, FOM is the figure of merit, and the factors a, b, and c are set using registers 0x6b, 0x6c, and 0x6d respectively.

In order to use the configurable figure of merit, the enable bits must be set. To use the configurable figure of merit for the CTLE adaptation, set bit 7 of register 0x6e, the en_new_fom_ctle bit. To use the configurable figure of merit for the DFE adaptation (in the DS125DF410), set bit 6 of register 0x6e, the en_new_fom_dfe bit. The same scaling factors are used for both CTLE and DFE adaptation when the configurable figure of merit is enabled.

7.5.18 Setting the Rate and Subrate for Lock Acquisition

Register 0x2f, bits 7:6 and 5:4

The rate and subrate settings, which constrain the data rate search in order to reduce lock time, can be set using channel register 0x2f. Bits 7:6 are RATE<1:0>, and bits 5:4 are SUBRATE<1:0>. These four bits form a hex digit which matches the codes in Table 2.



7.5.19 Setting the Adaptation/Lock Mode

Register 0x31, bits 6:5, and Register 0x33, bits 7:4 and 3:0, Register 0x34, bits 3:0, Register 0x35, bits 4:0, Register 0x3e, bit 7, and Register 0x6a

There are four adaptation modes available in the DS125DF410.

- Mode 0: The user is responsible for setting the CTLE and DFE values. This mode is used if the transmission channel response is fixed.
- Mode 1: Only the CTLE is adapted to equalize the transmission channel. The DFE is enabled, but the tap
 weights are all set to 0. This mode is primarily used for smoothly-varying high-loss transmission channels
 such as cables and simple PCB traces.
- Mode 2: In this mode, both the CTLE and the DFE are adapted to compensate for additional loss, reflections, and crosstalk in the input transmission channel.
 - The maximum DFE tap weights can be constrained using register 0x34, bits 3:0, and register 0x35, bits 4:0 as shown in Table 16.
- Mode 3: In this mode, both the CTLE and DFE are adapted as in mode 2. However, in mode 3, more
 emphasis is placed on the DFE setting. This mode may give better results for high crosstalk transmission
 channels.

Bits 6:5 of register 0x31 determine the adaptation mode to be used. The mapping of these register bits to the adaptation algorithm is shown in Table 10.

			_
REGISTER 0x31, Bit 6 adapt_mode[1]	REGISTER 0x31, Bit 5 adapt_mode[0]	ADAPT MODE SETTING <1:0>	ADAPTATION ALGORITHM
0	0	00	No Adaptation
0	1	01	Adapt CTLE Until Optimum (Default)
1	0	10	Adapt CTLE Until Optimum then DFE, then CTLE Again
1	1	11	Adapt CTLE Until Lock, then DFE, the CTLE Again

Table 10. DS125DF410 Adaptation Algorithm Settings

By default the DS125DF410 requires that the equalized internal eye exhibit horizontal and vertical eye openings greater than a pre-set minimum in order to declare a successful lock. The minimum values are set in register 0x6a.

The DS125DF410 continuously monitors the horizontal and vertical eye openings while it is in lock. If the eye opening falls below the threshold set in register 0x6a, the DS125DF410 will declare a loss of lock.

The continuous monitoring of the horizontal and vertical eye openings may be disabled by clearing bit 7 of register 0x3e.



7.5.20 Initiating Adaptation

Register 0x24, bit 2, and Register 0x2f, bit 0

When the DS125DF410 becomes unlocked, it will automatically try to acquire lock. If an adaptation mode is selected using bits 6:5 in register 0x31, the DS125DF410 will also try to adapt its CTLE and its DFE.

Adaptation can also be initiated by the user. CTLE adaptation can be initiated by setting and then clearing register 0x2f, bit 0. In the DS125DF410, DFE adaptation can be initiated by setting and then clearing bit 2 of register 0x24.

7.5.21 Setting the Reference Enable Mode

Register 0x36, bits 5:4

The reference clock mode is set by a two-bit field, register 0x36, bits 5:4. This field should always be set to a value of 3 or 2'b11.

A 25 MHz reference clock signal must be provided on the reference in pin (pin 19). The use of the reference clock in the DS125DF410 is explained below.

First, the reference clock allows the DS125DF410 to calibrate its VCO frequency at power-up and upon reset. This enables the DS125DF410 to determine the optimum coarse VCO tuning setting a-priori, which makes phase lock much faster. The DS125DF410 is not required to tune through the available coarse VCO tuning settings as it tries to acquire lock to an input signal. It can select the correct setting immediately.

Second, if the DS125DF410 loses lock for some reason and the VCO drifts from its phase-locked frequency, the DS125DF410 can detect this very quickly using the reference clock. Detecting an out-of-lock condition quickly allows the DS125DF410 to raise an interrupt indicating that it has lost lock quickly, which the system controller can then service to correct the problem quickly.

Finally, some data signals with large jitter spurs in their frequency spectra can cause the DS125DF410 to false lock. This occurs when the data pattern exhibits strong discrete frequency components in its frequency spectrum, or when the data pattern has a lot of periodic jitter imposed on it. If you look at such a signal in the frequency domain using a spectrum analyzer, it will clearly show "spurs" close in to the fundamental data rate frequency. These spurs can cause the DS125DF410 to false lock.

Using the 25 MHz reference clock, the DS125DF410 can detect when it is locked to a jitter spur. When this happens, the DS125DF410 will re-initiate the adaptation and lock sequence until it locks to the correct data rate. This provides immunity to false lock conditions.

7.5.22 Overriding the CTLE Settings Used for CTLE Adaptation

Register 0x2c, bits 3:0, Register 0x2f, bit 3, Register 0x39, bits 4:0, and Registers 0x50-0x5f

The CTLE adaptation algorithm operates by setting the CTLE boost stage controls to a set of pre-determined boost settings, each of which provides progressively more high-frequency boost. At each stage in the adaptation process, the DS125DF410 attempts to phase lock to the equalized signal. If the phase lock succeeds, the DS125DF410 measures the horizontal and vertical eye openings using the internal eye monitor circuit. The DS125DF410 computes a figure of merit for the eye opening and compares it to the previous best value of the figure of merit. While the figure of merit continues to improve, the DS125DF410 continues to try additional values of the CTLE boost setting until the figure of merit ceases to improve and begins to degrade. When the figure of merit starts to degrade, the DS125DF410 still continues to try additional CTLE settings for a pre-determined trial count called the "look-beyond" count, and if no improvement in the figure of merit results, it resets the CTLE boost values to those that produced the best figure of merit. The resulting CTLE boost values are then stored in register 0x03. The "look-beyond" count is configured by the value in register 0x2c, bits 3:0. The value is 0x2 by default.

The set of boost values used as candidate values during CTLE adaptation are stored as bit fields in registers 0x40-0x5f. The default values for these settings are shown in Table 11. These values may be overridden by setting the corresponding register values over the SMBus. If these values are overridden, then the next time the CTLE adaptation is performed the set of CTLE boost values stored in these registers will be used for the adaptation. Resetting the channel registers by setting bit 2 of channel register 0x00 will reset the CTLE boost settings to their defaults. So will power-cycling the DS125DF410.



Table 11. CTLE Settings for Adaptation

			•	•		
Register (Hex)	Bits 7:6 (CTLE Stage 0)	Bits 5:4 (CTLE Stage 1)	Bits 3:2 (CTLE Stage 2)	Bits 1:0 (CTLE Stage 3)	CTLE Boost String	CTLE Adaptation Index
40	0	0	0	0	0000	0
41	0	0	0	1	0001	1
42	0	0	1	0	0010	2
43	0	1	0	0	0100	3
44	1	0	0	0	1000	4
45	0	0	2	0	0020	5
46	0	0	0	2	0002	6
47	2	0	0	0	2000	7
48	0	0	0	3	0003	8
49	0	0	3	0	0030	9
4A	0	3	0	0	0300	10
4B	1	0	0	1	1001	11
4C	1	1	0	0	1100	12
4D	3	0	0	0	3000	13
4E	1	2	0	0	1200	14
4F	2	1	0	0	2100	15
50	2	0	2	0	2020	16
51	2	0	0	2	2002	17
52	2	2	0	0	2200	18
53	1	0	1	2	1012	19
54	1	1	0	2	1102	20
55	2	0	3	0	2030	21
56	2	3	0	0	2300	22
57	3	0	2	0	3020	23
58	1	1	1	3	1113	24
59	1	1	3	1	1131	25
5A	1	2	2	1	1221	26
5B	1	3	1	1	1311	27
5C	3	1	1	1	3111	28
5D	2	1	2	1	2121	29
5E	2	1	1	2	2112	30
5F	2	2	1	1	2211	31

As an alternative to, or in conjunction with, writing the CTLE boost setting registers 0x40 through 0x5f, it is possible to set the starting CTLE boost setting index. To override the default setting, which is 0, set bit 3 of register 0x2f. When this bit is set, the starting index for adaptation comes from register 0x39, bits 4:0. This is the index into the CTLE settings table in registers 0x40 through 0x5f. When this starting index is 0, which is the default, CTLE adaptation starts at the first setting in the table, the one in register 0x40, and continues until the optimum FOM is reached.

7.5.23 Setting the Output Differential Voltage

Register 0x2d, bits 2:0

There are eight levels of output differential voltage available in the DS125DF410, from 0.6 V to 1.3 V in 0.1 V increments. The values drv_sel_vod[2:0] in bits 2:0 of register 0x2d set the output VOD. The available VOD settings and the corresponding values of this bit field are shown in Table 12.



Table 12. VOD Settings

Bit 2, drv_sel_vod[2]	Bit 1, drv_sel_vod[1]	Bit 0, drv_sel_vod[0]	Selected VOD (V, peak-to-peak, differential)
0	0	0	0.6
0	0	1	0.7
0	1	0	0.8
0	1	1	0.9
1	0	0	1.0
1	0	1	1.1
1	1	0	1.2
1	1	1	1.3

7.5.24 Setting the Output De-Emphasis Setting

Register 0x15, bits 2:0 and bit 6

Fifteen output de-emphasis settings are available in the DS125DF410, ranging from 0 dB to -15 dB. The deemphasis values come from register 0x15, bits 2:0, which make up the bit field dvr_dem<2:0>, and register 0x15, bit 6, which is the third de-emphasis setting bit.

The available driver de-emphasis settings and the mapping to these bits are shown in Table 13.

Register 0x15, Bit 2, Register 0x15, Bit 1, Register 15, Bit 0, Register 0x15, Bit 6, **De-emphasis Setting** dvr_dem[2] drv_dem[1] drv_dem[0] drv_dem_range (dB) 0 Χ 0.0 0 0 1 1 -1.5 0 0 0 -2.0 1 0 1 0 1 -3.50 0 1 0 -4.20 1 1 1 -5.0 0 0 1 1 -6.00 0 1 1 -6.50 1 0 0 -7.2 0 1 1 1 -8.01 0 1 0 -9.0 1 0 -9.5 1 1 0 0 1 1 -11.01 1 1 1 -13.01 0 1 1 -15.0

Table 13. Driver De-Emphasis Settings

7.6 Register Maps

7.6.1 Register Information

There are two types of device registers in the DS125DF410. These are the control/shared registers and the channel registers. The control/shared registers control or allow observation of settings which affect the operation of all channels of the DS125DF410. They are also used to select which channel of the device is to be the target channel for reads from and writes to the channel registers.

The channel registers are used to set all the configuration settings of the DS125DF410. They provide independent control for each channel of the DS125DF410 for all the settable device characteristics.

Any registers not described in the tables that follow should be treated as reserved. The user should not try to write new values to these registers. The user-accessible registers described in the tables that follow provide a complete capability for customizing the operation of the DS125DF410 on a channel-by-channel basis.



Register Maps (continued)

7.6.2 Bit Fields in the Register Set

Many of the registers in the DS125DF410 are divided into bit fields. This allows a single register to serve multiple purposes, which may be unrelated.

Often configuring the DS125DF410 requires writing a bit field that makes up only part of a register value while leaving the remainder of the register value unchanged. The procedure for accomplishing this is to read in the current value of the register to be written, modify only the desired bits in this value, and write the modified value back to the register. Of course, if the entire register is to be changed, rather than just a bit field within the register, it is not necessary to read in the current value of the register first.

In all the register configuration procedures described in the following sections, this procedure should be kept in mind. In some cases, the entire register is to be modified. When only a part of the register is to be changed, however, the procedure described above should be used.

7.6.3 Writing to and Reading from the Control/Shared Registers

Any write operation targeting register 0xff writes to the control/shared register 0xff. This is the only register in the DS125DF410 with an address of 0xff.

Bit 2 of register 0xff is used to select either the control/shared register set or a channel register set. If bit 2 of register 0xff is cleared (written with a 0), then all subsequent read and write operations over the SMBus are directed to the control/shared register set. This situation persists until bit 2 of register 0xff is set (written with a 1).

There is a register with address 0x00 in the control/shared register set, and there is also a register with address 0x00 in each channel register set. If you read the value in register 0x00 when bit 2 of register 0xff is cleared to 0, then the value returned by the DS125DF410 is the value in register 0x00 of the control/shared register set. If you read the value in register 0x00 when bit 2 of register 0xff is set to 1, then the value returned by the DS125DF410 is the value in register 0x00 of the selected channel register set. The channel register set is selected by bits 1:0 of register 0xff.

If bit 3 of register 0xff is set to 1 and bit 2 of register 0xff is also set to 1, then any write operation to any register address will write all the channel register sets in the DS125DF410 simultaneously. This situation will persist until either bit 3 of register 0xff or bit 2 of register 0xff is cleared. Note that when you write to register 0xff, independent of the current settings in register 0xff, the write operation **ALWAYS** targets the control/shared register 0xff. This channel select register, register 0xff, is unique in this regard.

Table 14 below shows the control/shared register set. Any register addresses or register bits in the control/shared register set not shown in this table should be considered reserved. In this table, the mode is either R for Read-Only, R/W for Read-Write, or R/W/SC for Read-Write-Self-Clearing. If you try to write to a Read-Only register, the DS125DF410 will ignore it.

Table 14. Control/Shared Registers

Address (Hex)	Bits	Default Value (Hex)	Mode	EEPROM	Field Name	Description
0	7	0	R	Ν	SMBus_Addr3	SMBus Address
	6	0	R	N	SMBus_Addr2	Strapped 7-bit address is 0x18 + SMBus_Addr[3:0]
	5	0	R	N	SMBus_Addr1	
	4	0	R	N	SMBus_Addr0	
	3:0	0			RESERVED	
1	7	1	R	Ν	Version2	Device version
	6	1	R	N	Version1	
	5	0	R	N	Version0	
	4	1	R	N	Device_ID4	Device ID code
	3	0	R	N	Device_ID3	
	2	0	R	Ν	Device_ID2	
	1	0	R	N	Device_ID1	
	0	1	R	N	Device_ID0	



Register Maps (continued)

Table 14. Control/Shared Registers (continued)

Address (Hex)	Bits	Default Value (Hex)	Mode	EEPROM	Field Name	Description	
2	7:0	0	RW	N	RESERVED		
3	7:0	0		Ν	RESERVED		
4	7	0	RW	Ν	RESERVED		
	6	0	RWS C	N	RST_SMB_REGS	1: Resets share registers. Self-clearing.	
	5	0	RWS C	N	RST_SMB_MAS	1: Reset for SMBus Master Mode	
	4	0	RW	N	rc_eeprm_rd	1: Force EEPROM Configuration	
	3	0	RW	Ν	RESERVED		
	2	0	RW	Ν	RESERVED		
	1	0	RW	Ν	RESERVED		
	0	1	RW	Ν	RESERVED		
5	7	0	RW	Ν	disab_eeprm_cfg	Disable Master Mode EEPROM Configuration	
	6:5	0	RW	N	RESERVED		
	4	1	R	N	EEPROM_READ_D ONE	This bit is set to 1 when read from EEPROM is done	
	3	0	R	Ν	int_ch0	Set on Channel 0 Interrupt	
	2	0	R	Ν	int_ch1	Set on Channel 1 Interrupt	
	1	0	R	Ν	int_ch2	Set on Channel 2 Interrupt	
	0	0	R	Ν	int_ch3	Set on Channel 3 Interrupt	
6	7:0	0	RW	Ν	RESERVED		
7	7:0	0x05	RW	N	RESERVED		
FF	7:4	0	RW	N	RESERVED		
	3	0	RW	N	WRITE_ALL_CH	Selects All Channels for Register Write. See Table 15.	
	2	0	RW	N	EN_CH_SMB	Enable Register Write to One or all Channels and Register Read from One Channel. See Table 15.	
	1:0	0	RW	N	SEL_CH_SMB	Selects Target Channel for Register Reads and Writes. See Table 15.	

7.6.4 Channel Select Register

Register 0xff, bits 3:0

Register 0xff, as described above, selects the channel or channels for channel register reads and writes. It is worth describing the operation of this register again for clarity. If bit 3 of register 0xff is set, then any channel register write applies to all channels. Channel register read operations always target only the channel specified in bits 1:0 of register 0xff regardless of the state of bit 3 of register 0xff. Read and write operations target the channel register sets only when bit 2 of register 0xff is set.

Bit 2 of register 0xff is the universal channel register enable. This bit must be set in order for any channel register reads and writes to occur. If this bit is set, then read operations from or write operations to register 0x00, for example, target channel register 0x00 for the selected channel rather than the control/shared register 0x00. In order to access the control/shared registers again, bit 2 of register 0xff should be cleared. Then the control/shared registers can again be accessed using the SMBus. Write operations to register 0xff always target the register with address 0xff in the control/shared register set. There is no other register, and specifically, no channel register, with address 0xff.

The contents of the channel select register, register 0xff, cannot be read back over the SMBus. Read operations on this register will always yield an invalid result. All eight bits of this register should always be set to the desired values whenever this register is written. Always write 0x0 to the four MSBs of register 0xff. The register set target selected by each valid value written to the channel select register is shown in Table 15.



Table 15. Channel Select Register Values Mapped to Register Set Target

REGISTER 0xff VALUE (hex)	SHARED/CHAN NEL REGISTER SELECTION	BROADCAST CHANNEL REGISTER SELECTION	TARGETED CHANNEL SELECTIO N	COMMENTS
0x00	Shared	N/A	N/A	All reads and writes target shared register set
0x04	Channel	No	0	All reads and writes target channel 0 register set
0x05	Channel	No	1	All reads and writes target channel 1 register set
0x06	Channel	No	2	All reads and writes target channel 2 register set
0x07	Channel	No	3	All reads and writes target channel 3 register set
0x0c	Channel	Yes	0	All writes target all channel register sets, all reads target channel 0 register set
0x0d	Channel	Yes	1	All writes target all channel register sets, all reads target channel 1 register set
0x0e	Channel	Yes	2	All writes target all channel register sets, all reads target channel 2 register set
0x0f	Channel	Yes	3	All writes target all channel register sets, all reads target channel 3 register set

7.6.5 Reading to and Writing from the Channel Registers

Each of the four channels has a complete set of channel registers associated with it. The channel registers or the control/shared registers are selected by channel select register 0xff. The settings in this register control the target for subsequent register reads and writes until the contents of register 0xff are explicitly changed by a register write to register 0xff. As noted, there is only one register with an address of 0xff, the channel select register.

Table 16. Channel Registers

Address (Hex)	BITS	DEFAULT VALUE (Hex)	MODE	EEPROM	FIELD NAME	DESCRIPTION
0	7:4	0	RW	N	RESERVED	
	3	0	RW	N	RST_CORE	Reset core state machine Normal Operation
	2	0	RW	N	RST_REGS	Resets channel registers, restores default values Normal Operation
	1	0	RW	N	RST_REFCLK	Reset reference clock domain Normal Operation
	0	0	RW	N	RST_VCO	Reset VCO DIV clock domain Normal Operation
1	7:5	0	RW	N	RESERVED	
	4	0	R	N	CDR_LOCK_LOSS_INT	indicates loss of CDR lock after having acquired it. Bit clears on read.
	3:1	0	R	N	RESERVED	
	0	0	R	N	SIG_DET_LOSS_INT	Loss of signal indicator. Bit is set once signal is acquired and then lost.



Address (Hex)	BITS	DEFAULT VALUE (Hex)	MODE	EEPROM	FIELD NAME	DESCRIPTION
2	7:0	0x0	R	N	cdr_status	CDR Status [7:0] Bit[7] = PPM Count met 1: The data rate is within the specified PPM tolerance (typically around ±1000 ppm unless specified otherwise in Reg 0x64). 0: Error: PPM tolerance exceeded. Bit[6] = Auto Adapt Complete 1: CTLE auto-adaption is complete. 0: CTLE auto-adaption in progress. Bit[5] = Fail Lock Check 1: Signal quality and amplitude level is not sufficient for lock. 0: Signal quality and amplitude level is sufficient for CDR lock. Bit[4] = Lock When asserted, indicates CDR is locked to the incoming signal. Bit[3] = CDR Lock When asserted, indicates CDR is locked to the incoming signal (same status as bit 4). Bit[2] = Single Bit Limit Reached 1: Number of bit transitions to acquire CDR lock has been met. 0: Not enough bit transitions within the CDR lock time window to declare lock. Bit[1] = Comp LPF High 1: Data rate exceeds the VCO upper limit, based on loop filter comparator voltage. 0 = Data rate is below the VCO lower limit, based on loop filter comparator voltage. 1: Data rate is within VCO lower limit, based on loop filter comparator voltage.
3	7	0	RW	Y	EQ_BST0[1]	This register can be used to force an EQ boost setting if used in conjunction with channel register 0x2D[3].
	6	0	RW	Υ	EQ_BST0[0]	conjunction with channel register 0x2D[0].
	5	0	RW	Y	EQ_BST1[1]	
	4	0	RW	Y	EQ_BST1[0]	
	3	0	RW	Υ	EQ_BST2[1]	
	2	0	RW	Y	EQ_BST2[0]	
	1	0	RW	Υ	EQ_BST3[1]	
	0	0	RW	Y	EQ_BST3[0]	
4	7:0	0	RW	N	RESERVED	
5	7:0	0	RW	N	RESERVED	
6	7:0	0	RW	N	RESERVED	
7	7:0	0	RW	N	RESERVED	
8	7:5	0	RW	Υ	RESERVED	
	4	0	RW	Υ	CDR_CAP_DAC_START4	Starting VCO Cap Dac Setting 0
	3	0	RW	Υ	CDR_CAP_DAC_START3	Starting VCO Cap Dac Setting 0
	2	0	RW	Υ	CDR_CAP_DAC_START2	Starting VCO Cap Dac Setting 0
	1	0	RW	Υ	CDR_CAP_DAC_START1	Starting VCO Cap Dac Setting 0
	0	0	RW	Υ	CDR_CAP_DAC_START0	Starting VCO Cap Dac Setting 0



Address (Hex)	BITS	DEFAULT VALUE (Hex)	MODE	EEPROM	FIELD NAME	DESCRIPTION
9	7	0	RW	Y	DIVSEL_VCO_CAP_OV	Enable bit to override cap_cnt with value in register 0x0B[4:0]
	6	0	RW	Y	SET_CP_LVL_LPF_OV	Enable bit to override lpf_dac_val with value in register 0x1F[4:0]
	5	0	RW	Υ	BYPASS_PFD_OV	Enable bit to override sel_retimed_loopthru and sel_raw_loopthru with values in reg 0x1E[7:5]
	4	0	RW	Y	EN_FD_PD_VCO_PDIQ_OV	Enable bit to override en_fd, pd_pd, pd_vco, pd_pdiq with reg 0x1E[0], reg 0x1E[2], reg 0x1C[0], reg 0x1C[1]
	3	0	RW	Y	EN_PD_CP_OV	Enable bit to override pd_fd_cp and pd_pd_cp with value in reg 0x1B[1:0]
	2	0	RW	Y	DIVSEL_OV	Enable bit to override divsel with value in reg 0x18[6:4] 1: Override enable 0: Normal operation
	1	0	RW	Υ	EN_FLD_OV	Enable to override pd_fld with value in reg 0x1E[1]
	0	0	RW	Υ	PFD_LOCK_MODE_SM	Enable FD in lock state
Α	7	0	RW	Y	SBT_EN	Enable bit to override sbt_en with value in reg 0x1D[7]
	6	0	RW	Υ	EN_IDAC_PD_CP_OV	Enable bit to overridephase detector charge pump settings with reg 0x1C[7:5]
					EN_IDAC_FD_CP_OV	Enable bit to override frequency detector charge pump settings with reg 0x1C[4:2]
	5	0	RW	Y	DAC_LPF_HIGH_PHASE_OV DAC_LPF_LOW_PHASE_OV	Enable bit to override loop filter comparator trip voltage with reg 0x16[7:0]
	4	1	RW	Υ	EN150_LPF_OV	Enable bit to override en150_lpf with value in reg 0x1F[6]
	3	0	RW	N	CDR_RESET_OV	Enable bit to override CDR reset with reg 0x0A[2]
	2	0	RW	N	CDR_RESET_SM	1: CDR is put into reset 0: normal CDR operation
	1	0	RW	N	CDR_LOCK_OV	Enable CDR lock signal override with reg 0x0A[0]
	0	0	RW	N	CDR_LOCK	CDR lock signal override bit
В	7	0	RW	Υ	RESERVED	
	6	0	RW	Υ	RESERVED	
	5	0	RW	Υ	RESERVED	
	4	0	RW	Υ	CAP_DAC_START1[4]	Starting VCO cap dac setting 1
	3	1	RW	Y	CAP_DAC_START1[3]	Starting VCO cap dac setting 1
	2	1	RW	Y	CAP_DAC_START1[2]	Starting VCO cap dac setting 1
	1	1	RW	Y	CAP_DAC_START1[1]	Starting VCO cap dac setting 1
	0	1	RW	Y	CAP_DAC_START1[0]	Starting VCO cap dac setting 1
С	7:4	0	RW	N	RESERVED	
	3	1	RW	Y	SINGLE_BIT_LIMIT_CHECK_ON	Normal operation, device checks for single bit transitions as a gate to achieving CDR lock
	2	0	RW	Y	RESERVED	
	1	0	RW	Y	RESERVED	
	0	0	RW	Y	RESERVED	
D	7:6	0	RW	Y	RESERVED	
	5	0	RW	Y	PRBS_PATT_SHIFT_EN	PRBS Generator Clock Enable
	4:0	0	RW	Υ	RESERVED	
Е	7:0	0x93	RW	N	RESERVED	
F	7:0	0x69	RW	N	RESERVED	
10	7:0	0x3A	RW	Υ	RESERVED	



Address (Hex)	BITS	DEFAULT VALUE (Hex)	MODE	EEPROM	FIELD NAME	DESCRIPTION
11	7	0	RW	Y	EOM_SEL_VRANGE[1]	Manually set the EOM vertical range, used with channel register
	6	0	RW	Y	EOM_SEL_VRANGE[0]	0x2C[6]: 00: ±100 mV 01: ±200 mV 10: ±300 mV 11: ±400 mV
	5	1	RW	Y	EOM_PD	1: Normal operation
	4	0	RW	N	RESERVED	
	3	0	RW	Y	DFE_TAP2_POL	Bit forces DFE tap 2 polarity 1: Negative, boosts by the specified tap weight 0: Positive, attenuates by the specified tap weight
	2	0	RW	Y	DFE_TAP3_POL	Bit forces DFE tap 3 polarity 1: Negative, boosts by the specified tap weight 0: Positive, attenuates by the specified tap weight
	1	0	RW	Y	DFE_TAP4_POL	Bit forces DFE tap 4 polarity 1: Negative, boosts by the specified tap weight 0: Positive, attenuates by the specified tap weight
	0	0	RW	Y	DFE_TAP5_POL	Bit forces DFE tap 5 polarity 1: Negative, boosts by the specified tap weight 0: Positive, attenuates by the specified tap weight
12	7	1	RW	Y	DFE_TAP1_POL	Bit forces DFE tap 1 polarity 1: Negative, boosts by the specified tap weight 0: Positive, attenuates by the specified tap weight
	6	1	RW	N	RESERVED	
	5	1	RW	Y	DFE_SEL_NEG_GM	
	4	0	RW	Υ	DFE_WT1[4]	Bits force DFE tap 1 weight, manual DFE operation required to
	3	0	RW	Y	DFE_WT1[3]	take effect
	2	0	RW	Y	DFE_WT1[2]	
	1	0	RW	Y	DFE_WT1[1]	
	0	0	RW	Y	DFE_WT1[0]	
13	7	0	RW	N	RESERVED	
	6	0	RW	Y	RESERVED	
	5	1	RW	Y	RESERVED	
	4	1	RW	Y	EQ_EN_DC_OFF	1: Normal operation
	3	0	RW	Y	RESERVED	
	2	0	RW	Y	EQ_LIMIT_EN	1: Configures the final stage of the equalizer to be a limiting stage.0: Normal operation, final stage of the equalizer is configured to be a linear stage.
	1	0	RW	Y	RESERVED	
	0	0	RW	Υ	RESERVED	
14	7	0	RW	Y	EQ_SD_PRESET	 Forces signal detect HIGH, and force enables the channel. Should not be set if bit 6 is set. Normal Operation.
	6	0	RW	Y	EQ_SD_RESET	1: Forces signal detect LOW and force disables the channel.Should not be set if bit 7 is set.0: Normal Operation.
	5	0	RW	Υ	EQ_REFA_SEL1	Controls the signal detect assert levels.
	4	0	RW	Y	EQ_REFA_SEL0	
	3	0	RW	Υ	EQ_REFD_SEL1	Controls the signal detect de-assert levels.
	2	0	RW	Y	EQ_REFD_SEL0	
	1:0	0	RW	N	RESERVED	



1C 7 0 RW Y EN_IDAC_PD_CP2 Phase detector charge pump setting. MSB located in channer register 0x0C[0]. Override bit required for these bits to take 0 5 1 RW Y EN_IDAC_PD_CP0	Address (Hex)	BITS	DEFAULT VALUE (Hex)	MODE	EEPROM	FIELD NAME	DESCRIPTION
5	15	7	0	RW	Υ	DFE_FORCE_EN	Enables manual DFE tap settings
4		6	0	RW	Υ	drv_dem_range	Driver De-emphasis Range
3		5	0	RW	Υ	RESERVED	
2		4	1	RW	Υ	RESERVED	
1		3	0	RW	N	DRV_PD	g ,
16		2	0	RW	Υ	DRV_DEM2	Driver De-emphasis Setting[2:0]
16		1	0	RW	Υ	DRV_DEM1	
17		0	0	RW	Υ	DRV_DEM0	
18	16	7:0	0x7A	RW	Υ	RESERVED	
6	17	7:0	0x36	RW	Υ	RESERVED	
5	18	7	0	RW	N	RESERVED	
1		6	1	RW	Υ	PDIQ_SEL_DIV2	These bits will force the divider setting if 0x09[2] is set.
A		5	0	RW	Υ	PDIQ_SEL_DIV1	·
011: Divide by 8 100: Divide by 16 All other values are reserved.		4	0	RW	Υ	PDIQ_SEL_DIV0	·
2							011: Divide by 8 100: Divide by 16
1:0		3	0	RW	N	RESERVED	
19		2	0	RW	N	DRV_SEL_SLOW	
5:0		1:0	0	RW	N	RESERVED	
1A	19	7:6	0x23	RW	N	RESERVED	
3:0		5:0		RW	Υ	RESERVED	
18	1A	7:4	0x0	RW	Υ	RESERVED	
1 1 RW Y CP_EN_CP_PD 1: Normal operation (phase detector charge pump enabled) 0 1 RW Y CP_EN_CP_FD 1: Normal operation (frequency detector charge pump enabled) 1 RW Y EN_IDAC_PD_CP2 Phase detector charge pump setting. MSB located in channer register 0x0C[0]. Override bit required for these bits to take of the set of t		3:0	0x0	RW	N	RESERVED	
1	1B	7:2	0	RW	N	RESERVED	
1C		1	1	RW	Υ	CP_EN_CP_PD	1: Normal operation (phase detector charge pump enabled)
6 0 RW Y EN_IDAC_PD_CP1 register 0x0C[0]. Override bit required for these bits to take of the second of		0	1	RW	Υ	CP_EN_CP_FD	1: Normal operation (frequency detector charge pump enabled)
6	1C	7	0	RW	Υ	EN_IDAC_PD_CP2	Phase detector charge pump setting. MSB located in channel
4 0 RW Y EN_IDAC_FD_CP2 Frequency detector charge pump setting. MSB located in charge pump setting. MS		6	0	RW	Υ	EN_IDAC_PD_CP1	register 0x0C[0]. Override bit required for these bits to take effect
3		5	1	RW	Υ	EN_IDAC_PD_CP0	
3 0 RW Y EN_IDAC_FD_CP1		4	0	RW	Υ	EN_IDAC_FD_CP2	Frequency detector charge pump setting. MSB located in channel
1:0 0 RW Y RESERVED 1D 7 0 RW Y SBT_EN SBT enable override		3	0	RW	Υ	EN_IDAC_FD_CP1	register 0x0C[1]. Override bit required for these bits to take effect
1D 7 0 RW Y SBT_EN SBT enable override		2	1	RW	Υ	EN_IDAC_FD_CP0	
		1:0	0	RW	Υ	RESERVED	
	1D	7	0	RW	Y	SBT_EN	
6:0 0 RW N RESERVED		6:0	0	RW	N	RESERVED	
1E 7 1 RW Y PFD_SEL_DATA_MUX2 For these values to take effect, register 0x09[5] must be set	1E	7	1	RW	Υ	PFD_SEL_DATA_MUX2	For these values to take effect, register 0x09[5] must be set to 1.
6 1 RW Y PFD_SEL_DATA_MUX1 000: Raw Data*		6	1	RW	Υ	PFD_SEL_DATA_MUX1	
5 1 RW Y PFD_SEL_DATA_MUX0 001: Retimed Data 100: Pattern Generator 111: Mute All other values are reserved.		5	1	RW	Y	PFD_SEL_DATA_MUX0	100: Pattern Generator 111: Mute
4 0 RW N PRBS_EN 1: Enable PRBS Generator		4	0	RW	N	PRBS_EN	1: Enable PRBS Generator
3 1 RW Y DFE_PD This bit must be cleared for the DFE to be functional in any mode. 0: DFE enabled 1: DFE disabled		3	1	RW	Y	DFE_PD	0: DFE enabled
2 0 RW Y PFD_PD PD PFD phase detector power down override		2	0	RW	Υ	PFD_PD_PD	PFD phase detector power down override
1 0 RW Y PFD_EN_FLD PFD enable FLD override		1	0	RW	Y	PFD_EN_FLD	PFD enable FLD override
0 1 RW Y PFD_EN_FD PFD enable frequency detector override		0	1	RW	Υ	PFD_EN_FD	PFD enable frequency detector override



Address (Hex)	BITS	DEFAULT VALUE (Hex)	MODE	EEPROM	FIELD NAME	DESCRIPTION
1F	7	0	RW	Y	RESERVED	
	6	1	RW	Y	LPF_EN_150	When reg_0A[4]=1, this bit will change the loop filter resistance. 1 - 1500 Ω 0 - 750 Ω
	5	0	RW	N	RESERVED	
	4	1	RW	N	lpf_dac_val[4]	lpf_dac_val over-ride
	3	0	RW	N	lpf_dac_val[3]	lpf_dac_val over-ride
	2	1	RW	N	lpf_dac_val[2]	lpf_dac_val over-ride
-	1	0	RW	N	lpf_dac_val[1]	lpf_dac_val over-ride
	0	1	RW	N	lpf_dac_val[0]	lpf_dac_val over-ride
20	7	0	RW	Y	DFE_WT5[3]	Bits force DFE tap 5 weight, manual DFE operation required to take effect
-	6	0	RW	Y	DFE_WT5[2]	take effect
-	5	0	RW	Y	DFE_WT5[1]	
-	4	0	RW	Y	DFE_WT5[0]	
-	3	0	RW	Y	DFE_WT4[3]	Bits force DFE tap 4 weight, manual DFE operation required to take effect
-	2	0	RW	Y	DFE_WT4[2]	take effect
	1	0	RW	Y	DFE_WT4[1]	
	0	0	RW	Y	DFE_WT4[0]	
21	7	0	RW	Y	DFE_WT3[3]	Bits force DFE tap 3 weight, manual DFE operation required to take effect
	6	0	RW	Y	DFE_WT3[2]	take effect
-	5	0	RW	Y	DFE_WT3[1]	
-	4	0	RW	Y	DFE_WT3[0]	
-	3	0	RW	Y	DFE_WT2[3]	Bits force DFE tap 2 weight, manual DFE operation required to take effect
-	2	0	RW	Y	DFE_WT2[2]	
-	1	0	RW	Y	DFE_WT2[1]	
	0	0	RW	Y	DFE_WT2[0]	
22	7:0	0	RW	N	RESERVED	
23	7	0	RW	N	EOM_GET_HEO_VEO_OV	Override enable for manual control of the HEO/VEO trigger Normal operation
-	6	1	RW	Y	DFE_OV	Normal operation, DFE must be enabled in channel register 0x1E[3]
	5:0	0	RW	N	RESERVED	
24	7	0	RW	N	FAST_EOM	1: Enables fast EOM mode for fully eye capture. In this mode the phase DAC and voltage DAC of the EOM are automatically incremented through a 64 x 64 matrix. Values for each point are stored in channel registers 25 and 26.
	6	0	RW	N	DFE_EQ_ERROR_NO_LOCK	DFE/CTLE SM quit due to loss of lock
	5	0	RW	N	GET_HEO_VEO_ERROR_ NO_HITS	GET_HEO_VEO sees no hits at zero crossing
	4	0	RW	N	GET_HEO_VEO_ERROR_ NO_OPENING	GET_HEO_VEO cannot see a vertical eye opening
	3	0	RW	N	RESERVED	
	2	0	RW	N	DFE_ADAPT	Manually start DFE adaption, self-clearing. Normal operation
	1	0	RW	N	EOM_GET_HEO_VEO	1: Manually triggers a HEO/VEO measurement. Must be enabled with channel register 0x23[7].
	0	0	RW	N	EOM_START	1: Starts EOM counter, self clearing



Address (Hex)	BITS	DEFAULT VALUE (Hex)	MODE	EEPROM	FIELD NAME	DESCRIPTION
25	7	0	R	N	EOM_COUNT15	MSBs of EOM counter
	6	0	R	N	EOM_COUNT14	
	5	0	R	N	EOM_COUNT13	
	4	0	R	N	EOM_COUNT12	
	3	0	R	N	EOM_COUNT11	
	2	0	R	N	EOM_COUNT10	
	1	0	R	N	EOM_COUNT9	
	0	0	R	N	EOM_COUNT8	
26	7	0	R	N	EOM_COUNT7	LSBs of EOM counter
	6	0	R	N	EOM_COUNT6	
	5	0	R	N	EOM_COUNT5	
	4	0	R	N	EOM_COUNT4	
	3	0	R	N	EOM_COUNT3	
	2	0	R	N	EOM_COUNT2	
	1	0	R	N	EOM_COUNT1	
	0	0	R	N	EOM_COUNT0	
27	7	0	R	Ν	HEO7	HEO value, requires CDR to be locked for valid measurement
	6	0	R	N	HEO6	
	5	0	R	N	HEO5	
	4	0	R	NN	HEO4	
	3	0	R		HEO3	
	2	0	R	N	HEO2	
	1	0	R	N	HEO1	
	0	0	R	N	HEO0	
28	7	0	R	N	VEO7	VEO value, requires CDR to be locked for valid measurement
	6	0	R	N	VEO6	
	5	0	R	N	VEO5	
	4	0	R	N	VEO4	
	3	0	R	N	VEO3	
	2	0	R	N	VEO2	
	1	0	R	N	VEO1	
	0	0	R	N	VEO0	
29	7	0	RW	N	RESERVED	
	5	0	R R	N N	EOM_VRANGE_SETTING1 EOM_VRANGE_SETTING0	Use these bits to read back the EOM voltage range setting: 00: ±100 mV 01: ±200 mV 10: ±300 mV 11: ±400 mV
	4:0	0	RW	N	RESERVED	
2A	7	0	RW	Y	EOM_TIMER_THR7	Controls the amount of time the EOM samples each point in the
	6	0	RW	Υ	EOM_TIMER_THR6	eye for. The total counter bit width is 16-bits. This register is the upper 8-bits. The counter counts in 32-bit words. Therefore, the
	5	1	RW	Υ	EOM_TIMER_THR5	total number of bits is 32 times this value
	4	1	RW	Υ	EOM_TIMER_THR4	
	3	0	RW	Υ	EOM_TIMER_THR3	
	2	0	RW	Υ	EOM_TIMER_THR2	
	1	0	RW	Υ	EOM_TIMER_THR1	
	0	0	RW	Υ	EOM_TIMER_THR0	



Address (Hex)	BITS	DEFAULT VALUE (Hex)	MODE	EEPROM	FIELD NAME	DESCRIPTION
2B	7:6	0	RW	N	RESERVED	
	5:4	0	RW	Υ	RESERVED	
	3	0	RW	Υ	EOM_MIN_REQ_HITS3	These bits set the number of hits for a particular phase and
	2	0	RW	Υ	EOM_MIN_REQ_HITS2	voltage location in the EOM before the EOM will indicate a hit has occurred. This filtering only affects the HEO measurement. Filter
	1	0	RW	Υ	EOM_MIN_REQ_HITS1	threshold ranges from 0 to 15 hits.
	0	0	RW	Y	EOM_MIN_REQ_HITS0	
2C	7	0	RW	N	RESERVED	
	6	1	RW	Υ	VEO_SCALE	Scale VEO based on EOM vrange
	5	1	RW	Υ	DFE_SM_FOM1	00: not valid
	4	1	RW	Y	DFE_SM_FOM0	01: SM uses only HEO 10: SM uses only VEO 11: SM uses both HEO and VEO
	3	0	RW	Υ	DFE_ADAPT_COUNTER3	DFE look-beyond count.
	2	0	RW	Υ	DFE_ADAPT_COUNTER2	
	1	1	RW	Υ	DFE_ADAPT_COUNTER1	
	0	0	RW	Υ	DFE_ADAPT_COUNTER0	
2D	7	1	RW	Υ	RESERVED	
	6	0	RW	Υ	RESERVED	
	5	0	RW	Y	RESERVED	
	4	0	RW	Y	RESERVED	
	3	0	RW	Y	EQ_BST_OV	Allow override control of the EQ setting by writing to channel register 0x03. Not recommended for normal operation.
	2	0	RW	Y	DRV_SEL_VOD2	Controls the VOD levels of the high speed drivers
	1	0	RW	Y	DRV_SEL_VOD1	
	0	0	RW	Y	DRV_SEL_VOD0	
2E	7:00	0	RW	N	RESERVED	
2F	7	0	RW	Y	RATE1	4 bits determine standard. Refer to Table 2.
	6	0	RW	Y	RATE0	
	5	0	RW	Y	SUBRATE1	
	4	0	RW	Y	SUBRATE0	
	3	0	RW	Y	INDEX_OV	If this bit is set to 1, reg 0x13 is to be used as a 5 bit index to the [31:0] array of EQ settings.
•	2	1	RW	Y	EN_PPM_CHECK	PPM check to be used as a qualifier when performing lock detect
	1	1	RW	Y	EN_FLD_CHECK	For default ref_mode 3: 0: FLD is enabled 1: FLD is disabled
	0	0	RWSC	N	CTLE_ADAPT	Starts CTLE adaption, self-clearing
30	7	0	RW	N	RESERVED	
	6	0	RW	N	RESERVED	
	5	0	R	N	EOM_VRANGE_LIMIT_ERROR	
	4	0	R	N	HEO_VEO_INTERRUPT	Requires that channel register 0x36[6] be set. 1: Indicates that HEO/VEO dropped below the limits set in channel register 0x76 This bit is cleared after reading. This bit will stay set until it has been cleared by reading.
	3	0	RW	Y	PRBS_EN_DIG_CLK	This bit enables the clock to operate the PRBS generator and/or the PRBS checker. Toggling this bit is the primary method to reset the PRBS pattern generator and PRBS checker.
	2	0	RW	N	RESERVED	
	1	0	RW	Y	PRBS_PATTERN_SEL1	Selects the PRBS generator pattern to output. Requires that the
	0	0	RW	Y	PRBS_PATTERN_SEL0	pattern generator be configured properly. 00: PRBS-7 01: PRBS-9 10: PRBS-15 11: PRBS-31



	DEFAULT					
Address (Hex)	BITS	DEFAULT VALUE (Hex)	MODE	EEPROM	FIELD NAME	DESCRIPTION
31	7	0	RW	Υ	RESERVED	
	6	0	RW	Υ	ADAPT_MODE1	00: no adaption
	5	1	RW	Y	ADAPT_MODE0	onl: adapt CTLE only 10: adapt CTLE until optimal, then DFE, then CTLE again 11: adapt CTLE until lock, then DFE, then EQ until optimal
	4	0	RW	Y	EQ_SM_FOM1	00: not valid
	3	0	RW	Y	EQ_SM_FOM0	01: SM uses HEO only 10: SM uses VEO only 11: SM uses both HEO and VEO
	2	0	RW	N	RESERVED	
	1	0	RW	N	RESERVED	
	0	0	RW	N	RESERVED	
32	7	0	RW	Y	HEO_INT_THRESH3	These bits set the threshold for the HEO and VEo interrupt. Each
	6	0	RW	Y	HEO_INT_THRESH2	threshold bit represents 8 counts of HEO or VEO.
	5	0	RW	Y	HEO_INT_THRESH1	
	4	1	RW	Y	HEO_INT_THRESH0	
	3	0	RW	Y	VEO_INT_THRESH3	
	2	0	RW	Y	VEO_INT_THRESH2	
	1	0	RW	Y	VEO_INT_THRESH1	
	0	1	RW	Υ	VEO_INT_THRESH0	
33	7	1	RW	Y		In adapt mode 3, the register sets the minimum HEO and VEO
	6	0	RW	Υ	HEO_THRESH2	required for CTLE adaption, before starting DFE adaption. This can be a max of 15.
	5	0	RW	Υ	HEO_THRESH1	
	4	0	RW	Υ	HEO_THRESH0	
	3	1	RW	Υ	VEO_THRESH3	
	2	0	RW	Υ	VEO_THRESH2	
	1	0	RW	Y	VEO_THRESH1	
	0	0	RW	Υ	VEO_THRESH0	
34	7	0	RW	N	PPM_ERR_RDY	Indicates that a PPM error count is read to be read from channel register 0x3B and 0x3C
	6	0	RW	Y	LOW_POWER_MODE_DISABLE	By default, all blocks (except signal detect) power down after 100ms after signal detect goes low.
	5	1	RW	Y	LOCK_COUNTER1	After achieving lock, the CDR continues to monitor the lock
	4	1	RW	Y	LOCK_COUNTER0	criteria. If the lock criteria fail, the lock is checked for a total of N number of times before declaring an out of lock condition, where N is set by this the value in these registers, with a max value of +3, for a total of 4. If during the N lock checks, lock is regained, then the lock condition is left HI, and the counter is reset back to zero.
	3	1	RW	Υ	DFE_MAX_TAP2_5[3]	These four bits are used to set the maximum value by which DFE
	2	1	RW	Υ	DFE_MAX_TAP2_5[2]	taps 2-5 are able to adapt with each subsequent adaptation. Same used for both polarities.
	1	1	RW	Υ	DFE_MAX_TAP2_5[1]	
	0	1	RW	Y	DFE_MAX_TAP2_5[0]	



Address (Hex)	BITS	DEFAULT VALUE (Hex)	MODE	EEPROM	FIELD NAME	DESCRIPTION
35	7	0	RW	Υ	DATA_LOCK_PPM1	Modifies the value of the ppm delta tolerance from channel register
	6	0	RW	Y	DATA_LOCK_PPM0	0x64: 00 - ppm_delta[7:0] =1 x ppm_delta[7:0] 01 - ppm_delta[7:0] =1 x ppm_delta[7:0] + ppm_delta[3:1] 10 - ppm_delta[7:0] =2 x ppm_delta[7:0] 11 - ppm_delta[7:0] =2 x ppm_delta[7:0] + ppm_delta[3:1]
	5	0	RW	N	GET_PPM_ERROR	Get ppm error from ppm_count - clears when done. Normally updates continuously, but can be manually triggered with read value from channel register 0x3B and 0x3C
	4	1	RW	Υ	DFE_MAX_TAP1[4]	Determines max tap limit for DFE tap 1
	3	1	RW	Υ	DFE_MAX_TAP1[3]	
	2	1	RW	Υ	DFE_MAX_TAP1[2]	
	1	1	RW	Υ	DFE_MAX_TAP1[1]	
	0	1	RW	Υ	DFE_MAX_TAP1[0]	
36	7	0	RW	Υ	RESERVED	
	6	0	RW	Υ	HEO_VEO_INT_EN	1: Enable HEO/VEO interrupt capability
	5	1	RW	Υ	REF_MODE1	11: Fast_lock all cap dac ref clock enabled (recommended)
	4	1	RW	Y	REF_MODE0	10: constrained cap dac, ref clock enabled 01: referenceless constained cap dac 00: referenceless all cap dac
	3	0	RW	Υ	RESERVED	
	2	0	RW	Υ	CDR_CAP_DAC_RNG_OV	Over-ride enable for Cap DAC range
	1	0	RW	Υ	cdr_cap_dac_rng[1]	Sets the stop value based on start value - (rng+1):
	0	1	RW	Y	cdr_cap_dac_rng[0]	11:stop = start - 4 10: stop = start - 3 01: stop = start - 2 00: stop = start - 1
37	7	0	R	N	CTLE_STATUS7	Feature is reserved for future use
-	6	0	R	N	CTLE_STATUS6	
-	5	0	R	N	CTLE_STATUS5	
	4	0	R	N	CTLE_STATUS4	
	3	0	R	N	CTLE_STATUS3	
	2	0	R	N	CTLE_STATUS2	
	1	0	R	N	CTLE_STATUS1	
	0	0	R	N	CTLE_STATUS0	
38	7	0	R	N	DFE_STATUS7	Feature is reserved for future use
-	6	0	R	N	DFE_STATUS6	
	5	0	R	N	DFE_STATUS5	
-	4	0	R	N	DFE_STATUS4	
	3	0	R	N	DFE_STATUS3	
	2	0	R	N	DFE_STATUS2	
	1	0	R	N	DFE_STATUS1	
00	0	0	R	N	DFE_STATUS0	
39	7	0	RW	N Y	RESERVED	With come over those hits control the Fire Marriage Date.
	5	0	RW RW	Y	EOM_RATE0	With eom_ov=1, these bits control the Eye Monitor Rate: 11: Use for Full Rate, Fastest 10: Use for 1/2 Rate 01: Use for 1/4 Rate 00: Use for 1/8 Rate, Slowest
	4	0	RW	Υ	START_INDEX4	Start index for EQ adaptation
	3	0	RW	Υ	START_INDEX3	
	2	0	RW	Υ	START_INDEX2	
	1	0	RW	Υ	START_INDEX1	
	0	0	RW	Υ	START_INDEX0	



Address (Hex)	BITS	DEFAULT VALUE (Hex)	MODE	EEPROM	FIELD NAME	DESCRIPTION
3A	7	1	RW	Y	FIXED_EQ_BST0[1]	During adaptation, if the divider setting is >2, then a fixed EQ
	6	0	RW	Υ	FIXED_EQ_BST0[0]	setting from this register will be used. However, if channel register 0x6F[7] is enabled, then an EQ adaptation will be performed
	5	1	RW	Υ	FIXED_EQ_BST1[1]	instead
	4	0	RW	Υ	FIXED_EQ_BST1[0]	
	3	0	RW	Υ	FIXED_EQ_BST2[1]	
	2	1	RW	Υ	FIXED_EQ_BST2[0]	
	1	0	RW	Υ	FIXED_EQ_BST3[1]	
	0	1	RW		FIXED_EQ_BST3[0]	
3B	7	0	R	N	RESERVED	
	6	0	R	N	RESERVED	
	5	0	R	N	RESERVED	
	4	0	R	N	RESERVED	
	3	0	R	N	RESERVED	
	2	0	R	N	RESERVED	
	1	0	R	N	RESERVED	
	0	0	R	N	RESERVED	
3C	7	0	R	N	RESERVED	
	6	0	R	N	RESERVED	
	5	0	R	N	RESERVED	
	4	0	R	N	RESERVED	
	3	0	R	N	RESERVED	
	2	0	R	N	RESERVED	
	1	0	R	N	RESERVED	
	0	0	R	N	RESERVED	
3D	7	0	RW	Υ	RESERVED	
	6	0	RW	Υ	RESERVED	
	5	0	RW	Υ	RESERVED	
	4	0	RW	Υ	RESERVED	
	3	0	RW	Υ	RESERVED	
	2	0	RW	Υ	RESERVED	
	1	0	RW	Y	RESERVED	
	0	0	RW	Υ	RESERVED	
3E	7	1	RW	Υ	HEO_VEO_LOCKMON_EN	Enable HEO/VEO lock monitoring.
	6	0	RW	Υ	RESERVED	
	5	0	RW	Υ	RESERVED	
	4	0	RW	Υ	RESERVED	
	3	0	RW	Υ	RESERVED	
	2	0	RW	Υ	RESERVED	
	1	0	RW	Υ	RESERVED	
	0	0	RW	Υ	RESERVED	
3F	7	0	RW	Υ	RESERVED	
	6	0	RW	Υ	RESERVED	
	5	0	RW	Υ	RESERVED	
	4	0	RW	Υ	RESERVED	
	3	0	RW	Υ	RESERVED	
	2	0	RW	Υ	RESERVED	
	1	0	RW	Υ	RESERVED	
	0	0	RW	Υ	RESERVED	
40-5F	CTLE Se	ettings for ada	aption – s	ee Table 11	ı	
	1	-				



		DEE				
Address (Hex)	BITS	DEFAULT VALUE (Hex)	MODE	EEPROM	FIELD NAME	DESCRIPTION
60	7	0	RW	Y	GRP0_OV_CNT7	Group 0 count LSB
	6	0	RW	Y	GRP0_OV_CNT6	
	5	0	RW	Y	GRP0_OV_CNT5	
	4	0	RW	Y	GRP0_OV_CNT4	
	3	0	RW	Y	GRP0_OV_CNT3	
	2	0	RW	Y	GRP0_OV_CNT2	
	1	0	RW	Y	GRP0_OV_CNT1	
	0	0	RW	Y	GRP0_OV_CNT0	
61	7	0	RW	Y	CNT_DLTA_OV_0	Override enable for group 0 manual data rate selection
	6	0	RW	Y	GRP0_OV_CNT14	Group 0 count MSB
	5	0	RW	Y	GRP0_OV_CNT13	
	4	0	RW	Υ	GRP0_OV_CNT12	
	3	0	RW	Y	GRP0_OV_CNT11	
	2	0	RW	Y	GRP0_OV_CNT10	
	1	0	RW	Υ	GRP0_OV_CNT9	
	0	0	RW	Y	GRP0_OV_CNT8	
62	7	0	RW	Y	GRP1_OV_CNT7	Group 1 count LSB
	6	0	RW	Υ	GRP1_OV_CNT6	
	5	0	RW	Υ	GRP1_OV_CNT5	
	4	0	RW	Y	GRP1_OV_CNT4	
	3	0	RW	Y	GRP1_OV_CNT3	
	2	0	RW	Υ	GRP1_OV_CNT2	
	1	0	RW	Υ	GRP1_OV_CNT1	
	0	0	RW	Υ	GRP1_OV_CNT0	
63	7	0	RW	Y	CNT_DLTA_OV_1	Override enable for group 1 manual data rate selection
	6	0	RW	Y	GRP1_OV_CNT14	Group 1 count MSB
	5	0	RW	Y	GRP1_OV_CNT13	
	4	0	RW	Y	GRP1_OV_CNT12	
	3	0	RW	Υ	GRP1_OV_CNT11	
	2	0	RW	Υ	GRP1_OV_CNT10	
	1	0	RW	Υ	GRP1_OV_CNT9	
	0	0	RW	Υ	GRP1_OV_CNT8	
64	7	0	RW	Υ	GRP0_OV_DLTA3	Sets the PPM delta tolerance for the PPM counter lock check for
	6	0	RW	Υ	GRP0_OV_DLTA2	group 0. Must also program channel register 0x67[7].
	5	0	RW	Υ	GRP0_OV_DLTA1	
	4	0	RW	Y	GRP0_OV_DLTA0	
	3	0	RW	Υ	GRP1_OV_DLTA3	Sets the PPM delta tolerance for the PPM counter lock check for
	2	0	RW	Υ	GRP1_OV_DLTA2	group 1. Must also program channel register 0x67[6].
	1	0	RW	Υ	GRP1_OV_DLTA1	
	0	0	RW	Υ	GRP1_OV_DLTA0	
65	7:0	0	RW	N	RESERVED	
66	7:0	0	RW	N	RESERVED	
67	7:0	0x20	RW	Y	RESERVED	
68	7:0	0	RW	N	RESERVED	
69	7:5	0	RW	N	RESERVED	
	4	0	RW	N	CTLE_ADPT_FRC_EN	This feature is reserved for future use.
	3	1	RW	Y	HV_LCKMON_CNT_MS3	
	2	0	RW	Y	HV_LCKMON_CNT_MS2	1
	1	1	RW	Y	HV_LCKMON_CNT_MS1	_
	0	0	RW	Y	HV_LCKMON_CNT_MS0	_
J	-	_				



Address (Hex)	BITS	DEFAULT VALUE (Hex)	MODE	EEPROM	FIELD NAME	DESCRIPTION
6A	7	0	RW	Y	VEO_LCK_THRSH3	VEO threshold to meet before lock is established. The LSB step
	6	0	RW	Υ	VEO_LCK_THRSH2	size is 4 counts of VEO.
	5	1	RW	Y	VEO_LCK_THRSH1	
	4	0	RW	Υ	VEO_LCK_THRSH0	
	3	0	RW	Y	HEO_LCK_THRSH3	HEO threshold to meet before lock is established. The LSB step
	2	0	RW	Υ	HEO_LCK_THRSH2	size is 4 counts of VEO.
	1	1	RW	Υ	HEO_LCK_THRSH1	
	0	0	RW	Y	HEO_LCK_THRSH0	
6B	7	0	RW	Y	FOM_A7	Alternate Figure of Merit variable A. Max value for this register is
	6	1	RW	Υ	FOM_A6	128, do not use the MSB
	5	0	RW	Y	FOM_A5	
	4	0	RW	Υ	FOM_A4	
	3	0	RW	Y	FOM_A3	
	2	0	RW	Y	FOM_A2	
	1	0	RW	Υ	FOM_A1	
	0	0	RW	Y	FOM_A0	
6C	7	0	RW	Y	FOM_B7	HEO adjustment for Alternate FoM, variable B
	6	1	RW	Y	FOM_B6	
	5	0	RW	Y	FOM_B5	
	4	0	RW	Y	FOM_B4	
	3	0	RW	Y	FOM_B3	
	2	0	RW	Y	FOM_B2	
	1	0	RW	Y	FOM_B1	
	0	0	RW	Y	FOM_B0	
6D	7	0	RW	Y	FOM_C7	VEO adjustment for Alternate FoM, variable C
	6	1	RW	Y	FOM_C6	
	5	0	RW	Y	FOM_C5	
	4	0	RW	Y	FOM_C4	
	3	0	RW	Y	FOM_C3	
	2	0	RW	Y	FOM_C2	
	1	0	RW	Y	FOM_C1	
	0	0	RW	Y	FOM_C0	
6E	7	0	RW	Y	EN_NEW_FOM_CTLE	1: CTLE adaption state machine will use the alternate FoM HEO_ALT = (HEO-B)*A*2 VEO_ALT = (VEO-C)*(1-A)*2 The values of A,B,C are set in channel register 0x6B, 0x6C, and 0x6D. The value of A is equal to the register value divided by 128. The Alternate FoM = (HEOB)* A*2 + (VEO-C)*(1-A)*2
	6	0	RW	Y	EN_NEW_FOM_DFE	1: DFE adaption state machine will use the alternate FoM HEO_ALT = (HEO-B)*A*2 VEO_ALT = (VEO-C)*(1-A)*2 The values of A,B,C are set in channel register 0x6B, 0x6C, and 0x6D. The value of A is equal to the register value divided by 128 The Alternate FoM = (HEOB)* A*2 + (VEO-C)*(1-A)*2
	5:1	0	RW	N	RESERVED	
	0	0	RW	N	GET_HV_ST_FRC_EN	This feature is reserved for future use.
6F	7:5	0	RW	Υ	RESERVED	
	4:0	0	RW	N	RESERVED	
70	7:4	0	RW	N	RESERVED	
	3	0	RW	N	RESERVED	
	2	0	RW	Υ	EQ_LB_CNT2	CTLE look beyond count for adaption
	1	1	RW	Υ	EQ_LB_CNT1	
	0	1	RW	Y	EQ_LB_CNT0	



Address (Hex)	BITS	DEFAULT VALUE (Hex)	MODE	EEPROM	FIELD NAME	DESCRIPTION				
71	7:6	0	RW	N	RESERVED					
	5	0	R	N	DFE_POL_1_OBS	Primary observation point for DFE tap 1 polarity				
	4	0	R	N	DFE_WT1_OBS4	Primary observation point for DFE tap 1 weight				
	3	0	R	N	DFE_WT1_OBS3					
	2	0	R	N	DFE_WT1_OBS2					
	1	0	R	N	DFE_WT1_OBS1					
	0	0	R	N	DFE_WT1_OBS0					
72	7:5	0	RW	N	RESERVED					
	4	0	R	N	DFE_POL_2_OBS	Primary observation point for DFE tap 2 polarity				
	3	0	R	N	DFE_WT2_OBS3	Primary observation point for DFE tap 2 weight				
	2	0	R	N	DFE_WT2_OBS2					
	1	0	R	N	DFE_WT2_OBS1					
	0	0	R	N	DFE_WT2_OBS0					
73	7:5	0	RW	N	RESERVED					
	4	0	R	N	DFE_POL_3_OBS	Primary observation point for DFE tap 3 polarity				
	3	0	R	N	DFE_WT3_OBS3	Primary observation point for DFE tap 3 weight				
	2	0	R	N	DFE_WT3_OBS2					
	1	0	R	N	DFE_WT3_OBS1					
	0	0	R	N	DFE_WT3_OBS0					
74	7:5	0	RW	N	RESERVED					
	4	0	R	N	DFE_POL_4_OBS	Primary observation point for DFE tap 4 polarity				
	3	0	R	N	DFE_WT4_OBS3	Primary observation point for DFE tap 4 weight				
	2	0	R	N	DFE_WT4_OBS2					
	1	0	R	N	DFE_WT4_OBS1					
	0	0	R	N	DFE_WT4_OBS0					
75	7:5	0	RW	N	RESERVED					
	4	0	R	N	DFE_POL_5_OBS	Primary observation point for DFE tap 5 polarity				
	3	0	R	N	DFE_WT5_OBS3	Primary observation point for DFE tap 5 weight				
	2	0	R	N	DFE_WT5_OBS2					
	1	0	R	N	DFE_WT5_OBS1					
	0	0	R	N	DFE_WT5_OBS0					



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DS125DF410 is a 4-channel retimer that supports many different data rates and application spaces.

The following sections describe the typical use cases and common implementation practices.

8.2 Typical Application

Figure 6 shows a typical system implementation, where the DS125DF410 is used both on the backplane and port side.




Figure 6. Typical Application Diagram

8.2.1 Design Requirements

This section lists some critical areas for high speed printed circuit board design consideration and study.

- Utilize 100-Ω differential impedance traces.
- Back-drill connector vias and signal vias to minimize stub length.
- Use reference plane vias to ensure a low inductance path for the return current.
- Place AC-Coupling capacitors for the transmitter links near the receiver for that channel.
- The maximum body size for AC-coupling capacitors is 0402.



Typical Application (continued)

8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Maximum power draw for PCB regulator selection. For this calculation use the maximum transient power supply current specified in the datasheet. The lock time for each channel is typically very short, so this power calculation should not be used for the thermal simulations of the PCB.
- Maximum operational power for thermal calculations. For this calculation use the Average Power Consumption number in the datasheet.
- Select a reference clock frequency and routing scheme.
- Plan out channel connectivity. Be sure to note any desired polarity inversion routing in the board schematics.
- Ensure that each device has a unique SMBus address if the control bus is shared with other devices or components.
- Use the IBIS-AMI model for simple channel simulations before PCB layout is complete.

8.2.3 Application Curves

Figure 7 shows a typical output eye diagram for the DS125DF410 operating at 12.5 Gbps with default VOD of 600mVp-p and de-emphasis setting of –2dB.

Figure 8 shows an example of Tx de-emphasis for a DS125DF410 operating at 12.5 Gbps. In this example, the high speed output is configured for 600mVp-p VOD and de-emphasis is set to –4.5dB. An 8T pattern is used to evaluate the driver, which consists of 0xFF00.

Figure 9 shows a typical output eye diagram for the DS125DF410 operating at 10.3125 Gbps with default VOD of 600mVp-p and de-emphasis setting of –2dB.

Figure 10 shows an example of Tx de-emphasis for a DS125DF410 operating at 10.3125 Gbps. In this example, the high speed output is configured for 600mVp-p VOD and de-emphasis is set to –4.5dB. An 8T pattern is used to evaluate the driver, which consists of 0xFF00.




Figure 7. Typical Output Eye Diagram for the DS125DF410 Operating at 12.5 Gbps





Figure 8. Example of Tx De-emphasis for a DS125DF410 Operating at 12.5 Gbps


TEXAS INSTRUMENTS

Typical Application (continued)



9 Power Supply Recommendations

Figure 11 depicts an example power connections diagram for the DS125DF410. The supply (VDD) and ground (GND) Pins should be connected to power planes routed on adjacent layers of the printed circuit board. The layer thickness of the dielectric should be minimized so that the VDD and GND planes create a low inductance supply with distributed capacitance. Second, careful attention to supply bypassing through the proper use of bypass capacitors is required. A $0.1\mu F$ bypass capacitor should be connected to each VDD Pin such that the capacitor is placed as close as possible to the DS125DF410. Smaller body size capacitors can help facilitate proper component placement. Additionally, capacitor with capacitance in the range of $1~\mu F$ to $10~\mu F$ should be incorporated in the power supply bypassing design as well. These capacitors can be either tantalum or an ultra-low ESR ceramic.



Place capacitors close to VDD Pin

Figure 11. Example Power Connections Diagram for the DS125DF410



10 Layout

10.1 Layout Guidelines

The CML inputs and outputs have been optimized to work with interconnects using a controlled differential impedance of $100~\Omega$. It is preferable to route differential lines exclusively on one layer of the board, particularly for the input traces. The use of vias should be avoided if possible. If vias must be used, they should be used sparingly and must be placed symmetrically for each side of a given differential pair. Whenever differential vias are used the layout must also provide for a low inductance path for the return currents as well. Route the differential signals away from other signals and noise sources on the printed circuit board. See AN-1187 Leadless Leadframe Package (LLP) Application Report (SNOA401) for additional information on QFN (WQFN) packages.

10.2 Layout Example

To minimize the effects of crosstalk, a 5:1 ratio or greater should be maintained between inter-pair spacing.

Figure 12 depicts different transmission line topologies which can be used in various combinations to achieve the optimal system performance. Impedance discontinuities at the differential via can be minimized or eliminated by increasing the swell around each hole and providing for a low inductance return current path. When the via structure is associated with thick backplane PCB, further optimization such as back drilling is often used to reduce the detrimental high frequency effects of stubs on the signal path.




Figure 12. Different Transmission Line Topologies



11 デバイスおよびドキュメントのサポート

11.1 ドキュメントのサポート

11.1.1 関連資料

『ハンダ付けの絶対最大定格』、SNOA549

11.2 商標

All trademarks are the property of their respective owners.

11.3 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防 上するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスに ついて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もありま す。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(-)	(=)			(5)	(4)	(5)		(-)
DS125DF410SQ/NOPB	Active	Production	WQFN (RHS) 48	1000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	125D410A8
DS125DF410SQ/NOPB.A	Active	Production	WQFN (RHS) 48	1000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	125D410A8
DS125DF410SQ/NOPB.B	Active	Production	WQFN (RHS) 48	1000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	125D410A8
DS125DF410SQE/NOPB	Active	Production	WQFN (RHS) 48	250 SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	125D410A8
DS125DF410SQE/NOPB.A	Active	Production	WQFN (RHS) 48	250 SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	125D410A8
DS125DF410SQE/NOPB.B	Active	Production	WQFN (RHS) 48	250 SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	125D410A8

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Sep-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS125DF410SQ/NOPB	WQFN	RHS	48	1000	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
DS125DF410SQE/NOPB	WQFN	RHS	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1



www.ti.com 27-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
DS125DF410SQ/NOPB	WQFN	RHS	48	1000	356.0	356.0	36.0	
DS125DF410SQE/NOPB	WQFN	RHS	48	250	208.0	191.0	35.0	



PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated