









LMR54410, LMR54406 JAJSKY6D - OCTOBER 2021 - REVISED APRIL 2024

# LMR544xx SIMPLE SWITCHER<sup>®</sup> パワー コンバータ、4V~45V、 0.6A/1A 降圧コンバータ、、SOT-23 パッケージ

## 1 特長

機能安全対応

### – 機能安全システムの設計に役立つ資料を利用可 能

- 堅牢な産業用アプリケーション向けの構成
  - 入力電圧範囲:4V~36V
  - 最大 50V の V<sub>IN</sub> 短時間過渡耐性
  - 連続出力電流:0.6A/1A
  - 最小スイッチングオン時間:60ns
  - 1.1MHz の固定スイッチング周波数
  - 接合部温度範囲:-40℃~150℃
  - 最大デューティサイクル:98%
  - プリバイアスされた出力への単調スタートアップ
  - ヒカップ モードによる短絡保護
  - 高精度のイネーブル
  - 基準電圧の許容誤差:±1%
- 小型の設計サイズと使いやすさ
  - 同期整流器内蔵
  - 使いやすさを実現した内部補償
  - SOT-23 パッケージ
- LMR14010A、LMR50410、TPS560430 とピン互換
- ピン互換パッケージの各種オプション - PFM および強制 PWM (FPWM) オプション

# 2 アプリケーション

- 主な家電製品
- PLC, DCS, PAC
- スマート・メーター
- VIN が広い汎用電源



## 3 概要

LMR544xx は、最大 1A および 0.6A の負荷電流を駆動 でき、VIN が広く使いやすい同期整流降圧コンバータで す。このデバイスは、4V~36Vの広い入力電圧範囲で動 作し、レギュレートされていない電源からの電源調整を行う さまざまな産業用アプリケーションに適しています。

LMR544xx は 1.1MHz のスイッチング周波数で動作する ため、比較的小型のインダクタを使用でき、設計サイズの 最適化が可能です。このデバイスには、軽負荷時に高効 率を実現する PFM バージョンと、一定の周波数を維持し ながら、全負荷範囲にわたって出力電圧リップルが小さい FPWM バージョンがあります。ソフト スタートと補償回路を 内蔵しており、最小限の外付け部品でデバイスを使用でき ます。

このデバイスには、サイクル単位の電流制限、ヒカップモ ード短絡保護、過剰な電力散逸時のサーマル シャットダ ウンなどの保護機能が組み込まれています。

製品情報						
部品番号 <sup>(3)</sup>	パッケージ <sup>(1)</sup>	パッケージ サイズ <sup>(2)</sup>				
LMR54410	DBV (SOT-23、6)	2.90mm × 2.80mm				
LMR54406	DBV (301-23, 0)	2.901111 ^ 2.001111				

- 詳細については、セクション 11 を参照してください。 (1)
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ (2) ンも含まれます
- 「製品比較」表を参照してください。 セクション 4 (3)



V<sub>OUT</sub> = 5V、1100kHz



このリソースの元の言語は英語です。翻訳は概要を便宜的に提供するもので、自動化ツール (機械翻訳)を使用していることがあり、TI では翻訳の正確性および妥当 め
低
性につきましては一切保証いたしません。実際の設計などの前には、ti.com で必ず最新の英語版をご参照くださいますようお願いいたします。



## **Table of Contents**

1 特長1
2アプリケーション1
3 概要1
4 Device Comparison Table
5 Pin Configuration and Functions
6 Specifications4
6.1 Absolute Maximum Ratings4
6.2 ESD Ratings4
6.3 Recommended Operating Conditions4
6.4 Thermal Information4
6.5 Electrical Characteristics5
6.6 Timing Requirements7
6.7 System Characteristics7
6.8 Typical Characteristics8
7 Detailed Description11
7.1 Overview 11
7.2 Functional Block Diagram12
7.3 Feature Description12

7.4 Device Functional Modes	18
8 Application and Implementation	19
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	
8.4 Layout	
9 Device and Documentation Support	
9.1 Device Support	
9.2 Documentation Support	
9.3ドキュメントの更新通知を受け取る方法	
9.4 サポート・リソース	
9.5 Trademarks	
9.6 静電気放電に関する注意事項	28
9.7 用語集	28
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	

## 4 Device Comparison Table

ORDERABLE PART NUMBER	OUTPUT CURRENT	FREQUENCY	PFM OR FPWM	OUTPUT
LMR54410DBVR	1 A	1100 kHz	PFM	Adjustable
LMR54410FDBVR	1 A	1100 kHz	FPWM	Adjustable
LMR54406DBVR	0.6 A	1100 kHz	PFM	Adjustable
LMR54406FDBVR	0.6 A	1100 kHz	FPWM	Adjustable

## **5** Pin Configuration and Functions



### 図 5-1. 6-Pin SOT-23 DBV Package (Top View)

#### 表 5-1. Pin Functions

PI	N	TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO		DESCRIPTION
СВ	1	Р	Bootstrap capacitor connection for high-side FET driver. Connect a high quality 100-nF capacitor from this pin to the SW pin.
GND	2	G	Power ground pins. Connected to the source of low-side FET internally. Connect to system ground, ground side of $C_{IN}$ and $C_{OUT}$ . The path to $C_{IN}$ must be as short as possible.
FB	3	А	Feedback input to the converter. Connect a resistor divider to set the output voltage. Never short this terminal to ground during operation.
EN	4	A	Precision enable input to the converter. Do not float. High = on, low = off. Can be tied to VIN. Precision enable input allows an adjustable UVLO by an external resistor divider.
VIN	5	Р	Supply input pin to the internal bias LDO and high-side FET. Connect to the input supply and input bypass capacitors $C_{IN}$ . Input bypass capacitors must be directly connected to this pin and GND.
SW	6	Р	Switching output of the converter. Internally connected to source of the high-side FET and drain of the low-side FET. Connect to the power inductor.

(1) A = Analog, P = Power, G = Ground

## 6 Specifications

#### 6.1 Absolute Maximum Ratings

Over junction temperature range of -40°C to 150°C (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input voltage	VIN to GND <sup>(2)</sup>	-0.3	45 <sup>(3)</sup>	V
	EN to GND <sup>(2)</sup>	-0.3	V <sub>IN</sub> +0.3	V
	FB to GND	-0.3	5.5	V
Output voltage	SW to GND <sup>(2)</sup>	-0.3	V <sub>IN</sub> +0.3	V
Output voltage	CBOOT to SW	-0.3	5.5	V
Junction Temperature T <sub>J</sub>		-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Absolute maximum ratings are rated under typical room temperature conditions. Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device.

(3) The DC max on device is 45V. A maximum of 50 V can be sustained at this pin at room temperature for a duration of ≤ 1 s at a duty cycle of ≤ 0.01%. In short 100-µS VIN transient at room temperature.

## 6.2 ESD Ratings

			VALUE	UNIT
Maria	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500	М
V <sub>(ESD)</sub>		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40 °C to 150°C (unless otherwise noted)

		MIN	MAX	UNIT
	VIN to GND	4	36	V
Input voltage	EN to GND <sup>(1)</sup>	0	VIN	V
Output voltage	V <sub>OUT</sub> <sup>(2)</sup>	0.8	28	V
Output current	LMR54410	0	1	А
Output current	LMR54406	0	0.6	А

(1) The voltage on this pin must not exceed the voltage on the VIN pin by more than 0.3 V.

(2) Under no conditions should the output voltage be allowed to fall below zero volts.

### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>		
			UNIT
		6 PINS	
R <sub>0JA</sub> <sup>(2)</sup>	Junction-to-ambient thermal resistance	173	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	116	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	31	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	20	°C/W



	THERMAL METRIC <sup>(1)</sup>		
			UNIT
		6 PINS	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	30	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The value of RθJA given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD 51-7, and simulated on a 4-layer JEDEC board. They do not represent the performance obtained in an actual application. For example, with a 2-layer PCB, a RθJA = 80°C/W can be achieved. For design information see Maximum Output Current versus Ambient Temperature.

## **6.5 Electrical Characteristics**

Limits apply over operating junction temperature (T<sub>J</sub>) range of –40°C to +150°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25$ °C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply:  $V_{IN} = 4 V$  to 36 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOL	TAGE (VIN PIN)					
		Rising threshold	3.55	3.75	4	V
V <sub>IN_UVLO</sub>	Undervoltage lockout thresholds	Falling threshold	3.25	3.45	3.65	V
		Hysteresis		0.3		V
I <sub>Q-nonSW</sub>	Operating quiescent current (non-switching) <sup>(1)</sup>	V <sub>EN</sub> = 3.3 V, VFB=1.1V (PFM variant only)		80	120	μA
I <sub>SD</sub>	Shutdown quiescent current; measured at VIN pin	V <sub>EN</sub> = 0 V		3	10	μA
ENABLE (EN	PIN)					
V <sub>EN-VOUT-H</sub>	Enable input high-level for V <sub>OUT</sub>	V <sub>ENABLE</sub> rising	1.1	1.23	1.36	V
V <sub>EN-VOUT-L</sub>	Enable input low-level for V <sub>OUT</sub>	V <sub>ENABLE</sub> falling	0.95	1.1	1.22	V
V <sub>EN-VOUT-HYS</sub>	Enable input hysteresis for $V_{OUT}$	Hysteresis		130		mV
I <sub>LKG-EN</sub>	Enable input leakage current	V <sub>EN</sub> = 3.3V		10	200	nA
VOLTAGE RE	FERENCE (FB PIN)					
V <sub>FB</sub>	Feedback voltage		0.79	0.8	0.81	V
I <sub>LKG-FB</sub>	Feedback leakage current	FB = 1.2 V		0.2		nA
SWITCHING I	REQUENCY				<b>i</b>	
F <sub>OSC</sub>	Internal oscillator frequency		0.935	1.1	1.265	MHz
CURRENT LI	MITS AND HICCUP					
I <sub>SC</sub>	High-side current limit <sup>(2)</sup>	LMR54410	1.25	1.6	1.9	А
I <sub>LS-LIMIT</sub>	Low-side current limit <sup>(2)</sup>	LMR54410	.9	1.1	1.3	А
I <sub>SC</sub>	High-side current limit <sup>(2)</sup>	LMR54406	.85	1.1	1.3	А
I <sub>LS-LIMIT</sub>	Low-side current limit <sup>(2)</sup>	LMR54406	.65	0.8	.95	А
I <sub>L-ZC</sub>	Zero cross detector threshold	PFM variants only		0.02		А
MOSFETS						
R <sub>DS-ON-HS</sub>	High-side MOSFET ON-resistance	T <sub>J</sub> =25 °C, V <sub>IN</sub> = 12 V		450		mΩ
R <sub>DS-ON-LS</sub>	Low-side MOSFET ON-resistance	T <sub>J</sub> =25 °C, V <sub>IN</sub> = 12 V		240		mΩ
THERMAL SH	IUTDOWN				i	
T <sub>SD-Rising</sub>	Thermal shutdown	Shutdown threshold		170		°C
T <sub>SD-Falling</sub>	Thermal shutdown	Recovery threshold		158		°C

(1) This is the current used by the device open loop. It does not represent the total input current of the system when in regulation.



(2) The current limit values in this table are tested, open loop, in production. They may differ from those found in a closed loop application.



## 6.6 Timing Requirements

Limits apply over operating junction temperature (T<sub>J</sub>) range of  $-40^{\circ}$ C to  $+150^{\circ}$ C, unless otherwise stated. Minimum and Maximum limits<sup>(1)</sup> are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T<sub>J</sub> = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V<sub>IN</sub> = 4 V- 36 V.

PARAMETER		TEST CONDTIONS	MIN	TYP	MAX	UNIT
t <sub>ON-MIN</sub>	Minimum switch on-time	I <sub>OUT</sub> = 1 A		60		ns
t <sub>OFF-MIN</sub>	Minimum switch off-time	I <sub>OUT</sub> = 1 A		110		ns
t <sub>ON-MAX</sub>	Maximum switch on-time			7.5		μs
t <sub>SS</sub>	Internal soft-start time			1.8		ms

(1) MIN and MAX limits are 100% production tested at 25°C. Limits over the operating temperature range verified through correlation using

Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

## 6.7 System Characteristics

The following specifications apply to a typical application circuit with nominal component values. Specifications in the typical (TYP) column apply to  $TJ = 25^{\circ}C$  only. Specifications in the minimum (MIN) and maximum (MAX) columns apply to the case of typical components over the temperature range of  $TJ = -40^{\circ}C$  to  $150^{\circ}C$ . These specifications are not ensured by production testing.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub> Operating input voltage range			4		36	V
V <sub>OUT</sub>	Adjustable output voltage regulation <sup>(1)</sup>	PFM operation	-1.5%		2.5%	
V <sub>OUT</sub>	Adjustable output voltage regulation <sup>(1)</sup>	FPWM operation	-1.5%		1.5%	
I <sub>SUPPLY</sub>	Input supply current when in regulation	$V_{IN}$ =12 V, $V_{OUT}$ = 3.3 V, $I_{OUT}$ = 0 A, R <sub>FBT</sub> = 1 MΩ, PFM variant		90		μA
D <sub>MAX</sub>	Maximum switch duty cycle <sup>(2)</sup>			98%		
V <sub>HC</sub>	FB pin voltage required to trip short- circuit hiccup mode			0.325		V
t <sub>D</sub>	Switch voltage dead time			2		ns
T <sub>SD</sub>	Thermal shutdown temperature	Shutdown temperature		170		°C
T <sub>SD</sub>	Thermal shutdown temperature	Recovery temperature		158		°C

(1) Deviation in  $V_{OUT}$  from nominal output voltage value at  $V_{IN}$  = 24 V,  $I_{OUT}$  = 0 A to full load

(2) In dropout the switching frequency drops to increase the effective duty cycle. The lowest frequency is clamped at approximately: F<sub>MIN</sub> = 1 / (t<sub>ON-MAX</sub> + t<sub>OFF-MIN</sub>). D<sub>MAX</sub> = t<sub>ON-MAX</sub> /(t<sub>ON-MAX</sub> + t<sub>OFF-MIN</sub>).



## 6.8 Typical Characteristics

 $V_{IN}$  = 12 V,  $f_{SW}$  = 1100 kHz,  $T_A$  = 25°C, unless otherwise specified.





## 6.8 Typical Characteristics (continued)

 $V_{IN}$  = 12 V,  $f_{SW}$  = 1100 kHz,  $T_A$  = 25°C, unless otherwise specified.





## 6.8 Typical Characteristics (continued)

 $V_{IN}$  = 12 V,  $f_{SW}$  = 1100 kHz,  $T_A$  = 25°C, unless otherwise specified.





## 7 Detailed Description

## 7.1 Overview

The LMR544xx converter is an easy-to-use synchronous step-down DC-DC converter operating from a 4-V to 36-V supply voltage. The LMR54410 is capable of delivering up to 1-A DC load current in a very small design size while the LMR54406 is capable of delivering up to 0.6-A load current. The family has multiple versions applicable to various applications. See セクション 4 for detailed information.

The LMR544xx employs fixed-frequency peak-current mode control. The PFM version enters PFM mode at light load to achieve high efficiency. A FPWM version is provided to achieve low output voltage ripple, tight output voltage regulation, and constant switching frequency at light load. The device is internally compensated, which reduces design time and requires few external components.

Additional features, such as precision enable and internal soft start, provide a flexible and easy-to-use design for a wide range of applications. Protection features include the following:

- Thermal shutdown
- V<sub>IN</sub> undervoltage lockout
- Cycle-by-cycle current limit
- Hiccup mode short-circuit protection

This family of devices requires very few external components and has a pinout designed for simple, optimal PCB layout.



## 7.2 Functional Block Diagram



## 7.3 Feature Description

## 7.3.1 Fixed Frequency Peak Current Mode Control

The following operating description of the LMR544xx refers to  $\forall 2 \neq 2 \Rightarrow 2 > 2$  and to the waveforms in  $\boxtimes$  7-1. The LMR544xx is a step-down synchronous buck converter with integrated high-side (HS) and low-side (LS) switches (synchronous rectifier). The LMR544xx supplies a regulated output voltage by turning on the high-side and low-side NMOS switches with controlled duty cycle. During high-side switch ON time, the SW pin voltage swings up to approximately V<sub>IN</sub>, and the inductor current, i<sub>L</sub>, increases with a linear slope of (V<sub>IN</sub> – V<sub>OUT</sub>) / L. When the high-side switch is turned off by the control logic, the low-side switch is turned on after an anti-shoot-through dead time. Inductor current discharges through the low-side switch with a slope of  $-V_{OUT}$  / L. The control parameter of a buck converter is defined as Duty Cycle D = t<sub>ON</sub> / T<sub>SW</sub>, where t<sub>ON</sub> is the high-side switch ON time and T<sub>SW</sub> is the switching period. The converter control loop maintains a constant output voltage by adjusting the duty cycle D. In an ideal buck converter, where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage: D = V<sub>OUT</sub> / V<sub>IN</sub>.







The LMR544xx employs fixed-frequency peak-current mode control. A voltage feedback loop is used to get accurate DC voltage regulation by adjusting the peak-current command based on voltage offset. The peak inductor current is sensed from the high-side switch and compared to the peak current threshold to control the ON time of the high-side switch. The voltage feedback loop is internally compensated, which allows for fewer external components, making designing easy and providing stable operation when using a variety of output capacitors. The converter operates with fixed switching frequency at normal load conditions. During light-load condition, the LMR544xx operates in PFM mode to maintain high efficiency (PFM version) or in FPWM mode for low output voltage ripple, tight output voltage regulation, and constant switching frequency (FPWM version).



#### 7.3.2 Adjustable Output Voltage

A precision 0.8-V reference voltage (V<sub>REF</sub>) is used to maintain a tightly regulated output voltage over the entire operating temperature range. The output voltage is set by a resistor divider from V<sub>OUT</sub> to the FB pin. TI recommends to use 1% tolerance resistors with a low temperature coefficient for the FB divider. Select the bottom-side resistor, R<sub>FBB</sub>, for the desired divider current and use  $\neq$  1 to calculate the top-side resistor, R<sub>FBT</sub>. The recommended range for R<sub>FBT</sub> is 10 k $\Omega$  to 100 k $\Omega$ . A lower R<sub>FBT</sub> value can be used if pre-loading is desired to reduce the V<sub>OUT</sub> offset in PFM operation. Lower R<sub>FBT</sub> values reduce efficiency at very light load. Less static current goes through a larger R<sub>FBT</sub> value and can be more desirable when light-load efficiency is critical. However, R<sub>FBT</sub> values larger than 1 M $\Omega$  are not recommended because they make the feedback path more susceptible to noise. Larger R<sub>FBT</sub> values require a more carefully designed feedback path trace from the feedback resistors to the feedback pin of the device. The tolerance and temperature variation of the resistor divider network affect the output voltage regulation.



☑ 7-2. Output Voltage Setting

$$R_{FBT} = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R_{FBB}$$
(1)

#### 7.3.3 Enable

The voltage on the EN pin controls the ON/OFF operation of the LMR544xx. A voltage of less than 0.95 V shuts down the device, while a voltage of greater than 1.36 V is required to start the converter. The EN pin is an input and cannot be left open or floating. The simplest way to enable the operation of the LMR544xx is to connect EN to VIN. This allows self-start-up of the LMR544xx when  $V_{IN}$  is within the operating range.

Many applications benefit from the employment of an enable divider,  $R_{ENT}$  and  $R_{ENB}$  ( $\boxtimes$  7-3) to establish a precision system UVLO level for the converter. A system UVLO can be used for supplies operating from utility power as well as battery power. It can be used for sequencing, ensuring reliable operation, or supplying protection, such as a battery discharge level. An external logic signal can also be used to drive the EN input for system sequencing and protection.

注 The EN pin voltage must not to be greater than  $V_{IN}$  + 0.3 V. TI does not recommend to apply EN voltage when  $V_{IN}$  is 0 V.





#### 7.3.4 Minimum ON Time, Minimum OFF Time, and Frequency Foldback

The minimum ON time  $(T_{ON\_MIN})$  is the shortest duration of time that the high-side switch can be turned on.  $T_{ON\_MIN}$  is typically 60 ns for the LMR544xx. The minimum OFF time  $(T_{OFF\_MIN})$  is the shortest duration of time that the high-side switch can be off.  $T_{OFF\_MIN}$  is typically 110 ns. In CCM operation,  $T_{ON\_MIN}$  and  $T_{OFF\_MIN}$  limit the voltage conversion range without switching frequency foldback.

The minimum duty cycle without frequency foldback allowed is:

$$D_{MIN} = T_{ON_{MIN}} \times f_{SW}$$
<sup>(2)</sup>

The maximum duty cycle without frequency foldback allowed is:

$$D_{MAX} = 1 - T_{OFF\_MIN} \times f_{SW}$$
(3)

Given a required output voltage, the maximum V<sub>IN</sub> without frequency foldback can be found by:

$$V_{\text{IN}_{MAX}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times T_{\text{ON}_{MIN}}}$$
(4)

The minimum V<sub>IN</sub> without frequency foldback can be calculated by:

$$V_{IN\_MIN} = \frac{V_{OUT}}{1 - f_{SW} \times T_{OFF\_MIN}}$$
(5)

In the LMR544xx, a frequency foldback scheme is employed after the  $T_{ON\_MIN}$  or  $T_{OFF\_MIN}$  is triggered, which can extend the maximum duty cycle or lower the minimum duty cycle.

The on time decreases while V<sub>IN</sub> voltage increases. After the on time decreases to  $T_{ON\_MIN}$ , the switching frequency starts to decrease while V<sub>IN</sub> continues to go up, which lowers the duty cycle further to keep V<sub>OUT</sub> in regulation according to  $\neq 2$ .

The frequency foldback scheme also works after larger duty cycle is needed under a low V<sub>IN</sub> condition. The frequency decreases after the device hits its  $T_{OFF\_MIN}$ , which extends the maximum duty cycle according to  $\gtrsim 3$ . In such condition, the frequency can be as low as approximately 133 kHz. A wide range of frequency foldback allows for the LMR544xx output voltage to stay in regulation with a much lower supply voltage V<sub>IN</sub>, which leads to a lower effective dropout.

With frequency foldback while maintaining a regulated output voltage,  $V_{IN\_MAX}$  is raised and  $V_{IN\_MIN}$  is lowered by decreased  $f_{SW}$ .





### 7.3.5 Bootstrap Voltage

The LMR544xx provides an integrated bootstrap voltage converter. A small capacitor between the CB and SW pins provides the gate drive voltage for the high-side MOSFET. The bootstrap capacitor is refreshed when the high-side MOSFET is off and the low-side switch is on. The recommended value of the bootstrap capacitor is 0.1  $\mu$ F. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 16 V or higher is recommended for stable performance over temperature and voltage.

#### 7.3.6 Overcurrent and Short Circuit Protection

The LMR544xx incorporates both peak and valley inductor current limit to provide protection to the device from overloads and short circuits and limit the maximum output current. Valley current limit prevents inductor current runaway during short circuits on the output, while both peak and valley limits work together to limit the maximum output current of the converter. Cycle-by-cycle current limit is used for overloads, while hiccup mode is used for sustained short circuits.

High-side MOSFET overcurrent protection is implemented by the nature of the peak current mode control. The high-side switch current is sensed when the high-side is turned on after a set blanking time. The high-side switch current is compared to the output of the Error Amplifier (EA) minus slope compensation every switching cycle. See  $\forall 2 \forall 2 \forall 7.2$  for more details. The peak current of high-side switch is limited by a clamped maximum peak current threshold I<sub>sc</sub> (see  $\forall 2 \forall 2 \Rightarrow 6.5$ ), which is constant.

The current going through the low-side MOSFET is also sensed and monitored. When the low-side switch turns on, the inductor current begins to ramp down. The low-side switch is not turned OFF at the end of a switching cycle if its current is above the low-side current limit,  $I_{LS\_LIMIT}$  (see  $\forall 2/2 \equiv 2 6.5$ ). The low-side switch is kept ON so that inductor current keeps ramping down until the inductor current ramps below  $I_{LS\_LIMIT}$ . Then, the low-side switch is turned OFF and the high-side switch is turned on after a dead time. After  $I_{LS\_LIMIT}$  is achieved, peak and valley current limit controls the maximum current delivered and it can be calculated using  $\overrightarrow{t}$  6.

$$I_{\rm OUT}\big|_{\rm max} = \frac{I_{\rm LS\_LIMIT} + I_{\rm SC}}{2}$$

(6)

If the feedback voltage is lower than 40% of the  $V_{REF}$ , the current of the low-side switch triggers  $I_{LS\_LIMIT}$  for 256 consecutive cycles and hiccup current protection mode is activated. In hiccup mode, the converter shuts down and keeps off for a period of hiccup,  $T_{HICCUP}$  (135 ms typical) before the LMR544x tries to start again. If



overcurrent or a short-circuit fault condition still exist, hiccup repeats until the fault condition is removed. Hiccup mode reduces power dissipation under severe overcurrent conditions, preventing overheating and potential damage to the device.

For the FPWM version, the inductor current is allowed to go negative. When this current exceeds the low-side negative current limit,  $I_{LS_NEG}$ , the low-side switch is turned off and high-side switch is turned on immediately. This is used to protect the low-side switch from excessive negative current.

#### 7.3.7 Soft Start

The integrated soft-start circuit prevents input inrush current impacting the LMR544xx and the input power supply. Soft start is achieved by slowly ramping up the internal reference voltage when the device is first enabled or powered up. The typical soft-start time is 1.8 ms.

The LMR544xx also employs overcurrent protection blanking time,  $T_{OCP\_BLK}$  (33 ms typical), at the beginning of power up. Without this feature, in applications with a large amount of output capacitors and high V<sub>OUT</sub>, the inrush current is large enough to trigger the current-limit protection, which can cause a false start as the device enters into hiccup mode. This results in a continuous recycling of soft start without raising up to the programmed output voltage. The LMR544xx is able to charge the output capacitor to the programmed V<sub>OUT</sub> by controlling the average inductor current during the start-up sequence in the blanking time,  $T_{OCP\_BLK}$ .

#### 7.3.8 Thermal Shutdown

The LMR544xx provides an internal thermal shutdown to protect the device when the junction temperature exceeds 170°C. Both high-side and low-side FETs stop switching in thermal shutdown. After the die temperature falls below 158°C, the device reinitiates the power-up sequence controlled by the internal soft-start circuitry.



## 7.4 Device Functional Modes

#### 7.4.1 Shutdown Mode

The EN pin provides electrical ON/OFF control for the LMR544xx. When V<sub>EN</sub> is below 0.95 V, the device is in shutdown mode. The LMR544xx also employs V<sub>IN</sub> undervoltage lockout protection (UVLO). If V<sub>IN</sub> voltage is below its UVLO threshold of 3.25 V, the converter is turned off.

#### 7.4.2 Active Mode

The LMR544xx is in active mode when both V<sub>EN</sub> and V<sub>IN</sub> are above their respective operating threshold. The simplest way to enable the LMR544xx is to connect the EN pin to VIN pin. This allows self-start-up when the input voltage is in the operating range of 4.0 V to 36 V. See 22227.3.3 for details on setting these operating levels.

In active mode, depending on the load current, the LMR544xx is in one of four modes:

- 1. Continuous conduction mode (CCM) with fixed switching frequency when load current is greater than half of the peak-to-peak inductor current ripple (for both PFM and FPWM versions)
- 2. Discontinuous conduction mode (DCM) with fixed switching frequency when load current is less than half of the peak-to-peak inductor current ripple(only for PFM version)
- 3. Pulse frequency modulation mode (PFM) when switching frequency is decreased at very light load (only for PFM version)
- 4. Forced pulse width modulation mode (FPWM) with fixed switching frequency even at light load (only for FPWM version)

#### 7.4.3 CCM Mode

Continuous conduction mode (CCM) operation is employed in the LMR544xx when the load current is greater than half of the peak-to-peak inductor current. In CCM operation, the frequency of operation is fixed, output voltage ripple is at a minimum in this mode and the maximum output current of 1 A or 0.6 A can be supplied by the LMR54410 or LMR54406, respectively.

#### 7.4.4 Light Load Operation (PFM Version)

For PFM version, when the load current is lower than half of the peak-to-peak inductor current in CCM, the LMR544xx operates in discontinuous conduction mode (DCM), also known as diode emulation mode (DEM). In DCM operation, the low-side switch is turned off when the inductor current drops to  $I_{LS_ZC}$  (20 mA typical) to improve efficiency. Both switching losses and conduction losses are reduced in DCM, compared to forced PWM operation at light load.

During light load operation, pulse frequency modulation (PFM) mode is activated to maintain high efficiency operation. When either the minimum high-side switch ON time  $t_{ON\_MIN}$  or the minimum peak inductor current  $I_{PEAK\_MIN}$  (300 mA typical) is reached, the switching frequency decreases to maintain regulation. In PFM mode, switching frequency is decreased by the control loop to maintain output voltage regulation when load current reduces. Switching loss is further reduced in PFM operation due to a significant drop in effective switching frequency.

#### 7.4.5 Light-Load Operation (FPWM Version)

For FPWM version, LMR544xx is locked in PWM mode at full load range. This operation is maintained, even in no-load condition, by allowing the inductor current to reverse its normal direction. This mode trades off reduced light load efficiency for low output voltage ripple, tight output voltage regulation, and constant switching frequency.



## 8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

## 8.1 Application Information

The LMR544xx is a step-down DC-to-DC converter. The LMR54410 is typically used to convert a higher input voltage to a lower output DC voltage with a maximum output current of 1 A. The LMR54406 is typically used to convert a higher input voltage to a lower output DC voltage with a maximum output current of 0.6 A. The following design procedure can be used to select components for the LMR544xx.

#### **8.2 Typical Application**

The LMR54410 only requires a few external components to convert from a wide voltage range supply to a fixed output voltage.  $\boxtimes$  8-1 shows a basic schematic.



#### 図 8-1. Application Circuit

The external components have to fulfill the needs of the application and the stability criteria of the control loop of the device.  $\frac{1}{5}$  8-1 can be used to simplify the output filter component selection.

f <sub>SW</sub> (kHz) V <sub>OUT</sub> (V)		L (µH)	C <sub>OUT</sub> (μF) <sup>(1)</sup>	R <sub>FBT</sub> (kΩ)	R <sub>FBB</sub> (kΩ)					
	3.3	10	22 µF / 10 V	69.8	22.1					
1100	5	15	22 µF / 10 V	118	22.1					
	12	33	22 µF / 25 V + 10 µF / 25 V	309	22.1					

#### 表 8-1. L and C<sub>OUT</sub> Typical Values

(1) A ceramic capacitor is used in this table.



#### 8.2.1 Design Requirements

The detailed design procedure is described based on a design example. For this design example, use the parameters listed in  $\frac{1}{5}$  8-2 as the input parameters.

PARAMETER	VALUE					
Input voltage, V <sub>IN</sub>	5 V typical, range from 6 V to 36 V					
Output voltage, V <sub>OUT</sub>	5 V ±3%					
Maximum output current, I <sub>OUT_MAX</sub>	1 A					
Output overshoot/undershoot (0 A to 1 A)	5%					
Output voltage ripple	0.5%					
Operating frequency	1100 kHz					

表 8-2.	Design	Example	Parameters
30 0-2.	Design		i arameters

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Output Voltage Set-Point

The output voltage of the LMR54410 device is externally adjustable using a resistor divider network. The divider network is comprised of a top feedback resistor  $R_{FBT}$  and bottom feedback resistor  $R_{FBB}$ .  $\ddagger$  7 is used to determine the output voltage of the converter:

$$R_{FBT} = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R_{FBB}$$
(7)

Choose the value of R<sub>FBB</sub> to be 22.1 k $\Omega$ . With the desired output voltage set to 5 V and the V<sub>REF</sub> = 0.8 V, the R<sub>FBT</sub> value can then be calculated using  $\neq$  7. The formula yields to a value 116 k $\Omega$ , a standard value of 118 k $\Omega$  is selected.

#### 8.2.2.2 Switching Frequency

The higher switching frequency allows for lower value inductors and smaller output capacitors, which results in smaller design size and lower component cost. However, higher switching frequency brings more switching loss, making the design less efficient and produce more heat. The switching frequency is also limited by the minimum on time of the integrated power switch, the input voltage, the output voltage, and the frequency shift limitation as mentioned in 292377.3.4. For this example, a switching frequency of 1100 kHz is selected.

#### 8.2.2.3 Inductor Selection

The most critical parameters for the inductor are the inductance, saturation current, and the RMS current. The inductance is based on the desired peak-to-peak ripple current  $\Delta i_L$ . Because the ripple current increases with the input voltage, the maximum input voltage is always used to calculate the minimum inductance  $L_{MIN}$ . Use  $\neq 9$  to calculate the minimum value of the output inductor.  $K_{IND}$  is a coefficient that represents the amount of inductor ripple current relative to the maximum output current of the device. A reasonable value of  $K_{IND}$  must be 20% to 60% of maximum  $I_{OUT}$  supported by converter. During an instantaneous overcurrent operation event, the RMS and peak inductor current can be high. The inductor saturation current must be higher than peak current limit level.

$$\Delta i_{L} = \frac{V_{OUT} \times (V_{IN\_MAX} - V_{OUT})}{V_{IN\_MAX} \times L \times f_{SW}}$$

$$L_{MIN} = \frac{V_{IN\_MAX} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN\_MAX} \times f_{SW}}$$
(8)
(9)

In general, it is preferable to choose lower inductance in switching power supplies, because it usually corresponds to faster transient response, smaller DCR, and reduced size for more compact designs. Too low of



an inductance can generate too large of an inductor current ripple such that overcurrent protection at the full load can be falsely triggered. It also generates more inductor core loss because the current ripple is larger. Larger inductor current ripple also implies larger output voltage ripple with the same output capacitors. With peak current mode control, TI recommends to have adequate amount of inductor ripple current. A larger inductor ripple current improves the comparator signal-to-noise ratio.

For this design example, choose  $K_{IND} = 0.4$ ,  $I_{OUT} = 1A$ . The minimum inductor value is calculated to be 9.8-  $\mu$ H. Choose the nearest standard 10- $\mu$ H ferrite inductor with a capability of 1.5-A RMS current and 2.5-A saturation current.

#### 8.2.2.4 Output Capacitor Selection

The device is designed to be used with a wide variety of LC filters. Minimizing the output capacitance to keep cost and size down is generally desired. The output capacitor or capacitors,  $C_{OUT}$ , must be chosen with care because it directly affects the steady state output voltage ripple, loop stability, and output voltage overshoot and undershoot during load current transient. The output voltage ripple is essentially composed of two parts. One part is caused by the inductor ripple current flowing through the Equivalent Series Resistance (ESR) of the output capacitors:

$$\Delta V_{OUT_{ESR}} = \Delta i_{L} \times ESR = K_{IND} \times I_{OUT} \times ESR$$
(10)

The other part is caused by the inductor current ripple charging and discharging the output capacitors:

$$\Delta V_{OUT_{C}} = \frac{\Delta i_{L}}{8 \times f_{SW} \times C_{OUT}} = \frac{K_{IND} \times I_{OUT}}{8 \times f_{SW} \times C_{OUT}}$$
(11)

The two components of the voltage ripple are not in-phase, therefore, the actual peak-to-peak ripple is less than the sum of the two peaks.

Output capacitance is usually limited by transient performance specifications if the system requires tight voltage regulation with presence of large current steps and fast slew rates. When a large load step occurs, output capacitors provide the required charge before the inductor current can slew to an appropriate level. The control loop of the converter usually requires eight or more clock cycles to regulate the inductor current equal to the new load level during this time. The output capacitance must be large enough to supply the current difference for eight clock cycles to maintain the output voltage within the specified range.  $\neq$  12 shows the minimum output capacitance needed for a specified V<sub>OUT</sub> overshoot and undershoot.

$$C_{OUT} > \frac{1}{2} \times \frac{8 \times (I_{OH} - I_{OL})}{f_{SW} \times \Delta V_{OUT\_SHOOT}}$$
(12)

where

- $K_{IND}$  = Ripple ratio of the inductor current ( $\Delta i_L / I_{OUT}$ )
- I<sub>OL</sub> = Low level output current during load transient
- $I_{OH}$  = High level output current during load transient
- V<sub>OUT\_SHOOT</sub> = Target output voltage overshoot or undershoot

For this design example, the target output ripple is 30 mV. Assuming  $\Delta V_{OUT\_ESR} = \Delta V_{OUT\_C} = 30$  mV, choose  $K_{IND} = 0.4$ .  $\neq 10$  yields ESR no larger than 75 m $\Omega$  and  $\neq 11$  yields  $C_{OUT}$  no smaller than 2.38 µF. For the target overshoot and undershoot limitation of this design,  $\Delta V_{OUT\_SHOOT} = 8\% \times V_{OUT} = 400$  mV. The  $C_{OUT}$  can be calculated to be no less than 14.3 µF by  $\neq 12$ . In summary, the most stringent criteria for the output capacitor is 14.3 µF. Considering derating, one 22-µF, 16-V, X7R ceramic capacitor with 10-m $\Omega$  ESR is used.



#### 8.2.2.5 Input Capacitor Selection

The LMR54410 device requires a high frequency input decoupling capacitor or capacitor. The typical recommended value for the high frequency decoupling capacitor is 2.2  $\mu$ F or higher. A high-quality ceramic type X5R or X7R with sufficiency voltage rating is recommended. The voltage rating must be greater than the maximum input voltage. To compensate the derating of ceramic capacitors, a voltage rating of twice the maximum input voltage is recommended. For this design, one 2.2- $\mu$ F, X7R dielectric capacitor rated for 50 V is used for the input decoupling capacitor. The equivalent series resistance (ESR) is approximately 10 m $\Omega$ , and the current rating is 1 A. Include a capacitor with a value of 0.1  $\mu$ F for high-frequency filtering and place it as close as possible to the device pins.

#### 8.2.2.6 Bootstrap Capacitor

Every LMR54410 design requires a bootstrap capacitor,  $C_{BOOT}$ . The recommended bootstrap capacitor is 0.1  $\mu$ F and rated at 16 V or higher. The bootstrap capacitor is located between the SW pin and the CB pin. The bootstrap capacitor must be a high-quality ceramic type with X7R or X5R grade dielectric for temperature stability.

#### 8.2.2.7 Undervoltage Lockout Set-Point

The system undervoltage lockout (UVLO) is adjusted using the external voltage divider network of  $R_{ENT}$  and  $R_{ENB}$ . The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling.  $\pm$  13 can be used to determine the V<sub>IN</sub> UVLO level.

$$V_{\text{IN}_{\text{RISING}}} = V_{\text{ENH}} \times \frac{R_{\text{ENT}} + R_{\text{ENB}}}{R_{\text{ENB}}}$$
(13)

The EN rising threshold (V<sub>ENH</sub>) for LMR54410 is set to be 1.23 V (typical). Choose a value of 200 k $\Omega$  for R<sub>ENB</sub> to minimize input current from the supply. If the desired V<sub>IN</sub> UVLO level is at 6.0 V, then the value of R<sub>ENT</sub> can be calculated using  $\neq$  14:

$$R_{ENT} = \left(\frac{V_{IN\_RISING}}{V_{ENH}} - 1\right) \times R_{ENB}$$
(14)

The above equation yields a value of 775.6 k $\Omega$ , a standard value of 768 k $\Omega$  is selected. The resulting falling UVLO threshold, equal to 5.3 V, can be calculated by  $\neq$  15 where EN hysteresis voltage, V<sub>EN\_HYS</sub>, is 0.13 V (typical).

$$V_{\text{IN}\_\text{FALLING}} = \left(V_{\text{ENH}} - V_{\text{EN}\_\text{HYS}}\right) \times \frac{R_{\text{ENT}} + R_{\text{ENB}}}{R_{\text{ENB}}}$$
(15)

#### 8.2.2.8 Replacing Non Sync Converter

The LMR54410 can also be used to replace asynchronous converters, which need a rectifying diode in the application circuit. The design works fine with or without a rectifying diode connected to the switch node of the LMR54410 as shown in  $\boxtimes$  8-2.









## 8.2.3 Application Curves

Unless otherwise specified the following conditions apply:  $V_{IN}$  = 12 V,  $V_{OUT}$  = 5 V,  $f_{SW}$  = 1100 kHz, L = 15  $\mu$ H,  $C_{OUT}$  = 22  $\mu$ F,  $T_A$  = 25°C.







## 8.3 Power Supply Recommendations

The LMR544xx is designed to operate from an input voltage supply range between 4.0 V and 36 V. This input supply must be well-regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the LMR544xx supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the LMR544xx additional bulk capacitance can be required in addition to the ceramic bypass capacitors. The amount of bulk capacitance is not critical, but a  $10-\mu$ F or 22- $\mu$ F electrolytic capacitor is a typical choice.

## 8.4 Layout

#### 8.4.1 Layout Guidelines

Layout is a critical portion of good power supply design. The following guidelines help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

- Place the input bypass capacitor C<sub>IN</sub> as close as possible to the VIN and GND pins. Grounding for both the input and output capacitors must consist of localized top side planes that connect to the GND pin.
- Minimize trace length to the FB pin net. Both feedback resistors, R<sub>FBT</sub> and R<sub>FBB</sub>, must be located close to the FB pin. If V<sub>OUT</sub> accuracy at the load is important, make sure V<sub>OUT</sub> sense is made at the load. Route V<sub>OUT</sub> sense path away from noisy nodes and preferably through a layer on the other side of a shielded layer.
- Use ground plane in one of the middle layers as noise shielding and heat dissipation path if possible.
- Make V<sub>IN</sub>, V<sub>OUT</sub>, and ground bus connections as wide as possible. This action reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- Provide adequate device heat-sinking. GND, VIN, and SW pins provide the main heat dissipation path, make the GND, VIN, and SW plane area as large as possible. Use an array of heat-sinking vias to connect the top side ground plane to the ground plane on the bottom PCB layer. If the PCB has multiple copper layers, these thermal vias can also be connected to inner layer heat-spreading ground planes. Make sure enough copper area is used for heat-sinking to keep the junction temperature below 125°C.

#### 8.4.1.1 Compact Layout for EMI Reduction

Radiated EMI is generated by the high di/dt components in pulsing currents in switching converters. The larger area covered by the path of a pulsing current, the more EMI is generated. High frequency ceramic bypass capacitors at the input side provide primary path for the high di/dt components of the pulsing current. Placing a ceramic bypass capacitor or capacitors as close as possible to the VIN and GND pins is the key to EMI reduction.

The SW pin connecting to the inductor must be as short as possible, and just wide enough to carry the load current without excessive heating. Short, thick traces or copper pours (shapes) must be used for high current



conduction path to minimize parasitic resistance. The output capacitors must be placed close to the  $V_{OUT}$  end of the inductor and closely grounded to GND pin.

#### 8.4.1.2 Feedback Resistors

To reduce noise sensitivity of the output voltage feedback path, it is important to place the resistor divider close to the FB pin, rather than close to the load. The FB pin is the input to the error amplifier, so it is a high impedance node and very sensitive to noise. Placing the resistor divider closer to the FB pin reduces the trace length of FB signal and reduces noise coupling. The output node is a low impedance node, so the trace from  $V_{OUT}$  to the resistor divider can be long if short path is not available.

If voltage accuracy at the load is important, make sure voltage sense is made at the load. Doing so corrects for voltage drops along the traces and provides the best output accuracy. The voltage sense trace from the load to the feedback resistor divider must be routed away from the SW node path and the inductor to avoid contaminating the feedback signal with switch noise, while also minimizing the trace length. This is most important when high value resistors are used to set the output voltage. TI recommends to route the voltage sense trace and place the resistor divider on a different layer than the inductor and SW node path, such that there is a ground plane in between the feedback trace and inductor/SW node polygon. This provides further shielding for the voltage feedback path from EMI noises.



#### 8.4.2 Layout Example



🖾 8-11. Layout



## 9 Device and Documentation Support

### 9.1 Device Support

## 9.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメン ツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サ ード・パーティ製品またはサービスの是認の表明を意味するものではありません。

### 9.2 Documentation Support

#### 9.2.1 Related Documentation

For related documentation see the following:

Texas Instruments, AN-1149 Layout Guidelines for Switching Power Supplies application report

## 9.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jpのデバイス製品フォルダを開いてください。[通知]をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

## 9.4 サポート・リソース

テキサス・インスツルメンツ E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツ ルメンツの使用条件を参照してください。

#### 9.5 Trademarks

テキサス・インスツルメンツ E2E<sup>™</sup> is a trademark of Texas Instruments. SIMPLE SWITCHER<sup>®</sup> is a registered trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

#### 9.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 9.7 用語集

テキサス・インスツルメンツ用語集

この用語集には、用語や略語の一覧および定義が記載されています。

## **10 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

С	hanges from Revision C (February 2024) to Revision D (April 2024)	Page
•	Changed CDM value from ±750 V to ±1000 V	4

С	hanges from Revision B (February 2022) to Revision C (February 2024)	Page
•	「パッケージ情報」表のボディ サイズをパッケージ サイズに変更	1
•	商標の情報を更新	1
	Changed 🗵 6-1 from 1.1 M to 1100 K	
•	Changed 🗵 6-5 and 🗵 6-6 position right to left	<mark>8</mark>
•	Changed 🗵 6-4 notes from 2.1 Mhz to 1100 Khz	<mark>8</mark>
•	Updated SCH GND connection in Replacing Non Sync Converter	22

С	hanges from Revision A (November 2021) to Revision B (February 2022)	Page
•	データシートのタイトルを変更	1
	Added セクション 8.2.2.8	

Changes from Revision * (October 2021) to Revision A (November 2021)	Page
<ul> <li>デバイスのステータスを「事前情報」から「量産データ」に変更</li> </ul>	1

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンスデザインを含みます)、アプリケーションや設計に関する各種アドバイス、Webツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種 規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated



### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
LMR54406DBVR	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	5406
LMR54406DBVR.A	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 150	5406
LMR54406FDBVR	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	546F
LMR54406FDBVR.A	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 150	546F
LMR54410DBVR	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	5410
LMR54410DBVR.A	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 150	5410
LMR54410DBVRG4	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	5410
LMR54410DBVRG4.A	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	5410
LMR54410FDBVR	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	541F
LMR54410FDBVR.A	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 150	541F

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative



www.ti.com

## PACKAGE OPTION ADDENDUM

13-Jul-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMR54406DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR54406FDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR54410DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR54410DBVRG4	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR54410FDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com

# PACKAGE MATERIALS INFORMATION

18-Jun-2025



*All	dimensions are	nominal
/	annonono are	monimai

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMR54406DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
LMR54406FDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
LMR54410DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
LMR54410DBVRG4	SOT-23	DBV	6	3000	210.0	185.0	35.0
LMR54410FDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0

# **DBV0006A**



# **PACKAGE OUTLINE**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



# **DBV0006A**

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **DBV0006A**

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みま す)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある 「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証 も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様 のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様の アプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任 を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツル メンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらの リソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権の ライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、 費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは 一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 <del>テキサス・インスツルメンツの販売条件</del>、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ ースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated