











SN5414, SN54LS14, SN7414, SN74LS14

SDLS049C - DECEMBER 1983-REVISED NOVEMBER 2016

SNx414 and SNx4LS14 Hex Schmitt-Trigger Inverters

Features

- Operation From Very Slow Edges
- Improved Line-Receiving Characteristics
- High Noise Immunity

Applications

- **HVAC Gateways**
- Residential Ductless Air Conditioning Outdoor
- Robotic Controls
- **Industrial Stepper Motors**
- Power Meter and Power Analyzers
- Digital Input Modules for Factory Automation

3 Description

Each circuit in SNx414 and SNx4LS14 functions as an inverter. However, because of the Schmitt-Trigger action, they have different input threshold levels for positive-going (V_{T+}) and negative-going (V_{T-}) signals.

These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean, jitter-free output signals.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOIC (14)	4.90 mm × 3.91 mm
SN7414,	SSOP (14)	6.20 mm × 5.30 mm
SN74LS14	PDIP (14)	19.30 mm × 6.35 mm
	SO (14)	10.30 mm × 5.30 mm
	CDIP (14)	19.56 mm × 6.67 mm
SN5414, SN54LS14	CFP (14)	9.21 mm × 5.97 mm
ONO TEO IT	LCCC (20)	8.89 mm × 8.89 mm

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)






Table of Contents

1	Features 1		8.3 Feature Description	13
2	Applications 1		8.4 Device Functional Modes	13
3	Description 1	9	Application and Implementation	. 14
4	Revision History2		9.1 Application Information	14
5	Pin Configuration and Functions3		9.2 Typical Application	14
6	Specifications4		9.3 System Examples	16
Ū	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	. 17
	6.2 ESD Ratings	11	Layout	. 17
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	17
	6.4 Thermal Information		11.2 Layout Example	17
	6.5 Electrical Characteristics	12	Device and Documentation Support	. 18
	6.6 Switching Characteristics		12.1 Related Links	
	6.7 Typical Characteristics		12.2 Receiving Notification of Documentation Updates	s 18
7	Parameter Measurement Information 9		12.3 Community Resources	18
•	7.1 Series SN5414 and SN7414 Devices		12.4 Trademarks	18
	7.2 Series SN54LS14 and SN74LS14 Devices		12.5 Electrostatic Discharge Caution	18
8	Detailed Description		12.6 Glossary	18
•	8.1 Overview	13	Mechanical, Packaging, and Orderable	
	8.2 Functional Block Diagram		Information	. 18
	O.E. Tariotorial Blook Blagram			

4 Revision History

Changes from Revision B (February 2002) to Revision C


Page


•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.
	wechanical, Fackaging, and Orderable information section.
•	Deleted Ordering Information table; see the Package Option Addendum at the end of the data sheet
•	Changed Package thermal impedance, R _{BJA} , values in <i>Thermal Information</i> table From: 86°C/W To: 90.1°C/W (D),
	From: 96°C/W To: 105.4°C/W (DB), From: 80°C/W To: 54.9°C/W (N), and From: 76°C/W To: 88.8°C/W (NS)



5 Pin Configuration and Functions

D, DB, N, NS, J, or W Package 14-Pin SOIC, SSOP, PDIP, SO, CDIP, or CFP Top View





NC - No internal connection

Pin Functions

	PIN								
	PIN								
NAME	SOIC, SSOP, TVSOP, CDIP, PDIP,TSSOP, CFP	LCCC	I/O	DESCRIPTION					
1A	1	2	I	Channel 1 input					
1Y	2	3	0	Channel 1 output					
2A	3	4	I	Channel 2 input					
2Y	4	6	0	Channel 2 output					
ЗА	5	8	I	Channel 3 input					
3Y	6	9	0	Channel 3 output					
4A	9	13	I	Channel 4 input					
4Y	8	12	0	Channel 4 output					
5A	11	16	I	Channel 5 input					
5Y	10	14	0	Channel 5 output					
6A	13	19	I	Channel 6 input					
6Y	12	18	0	Channel 6 output					
GND	7	10	_	Ground					
NC	_	1, 5, 7, 11, 15, 17	_	No internal connection					
V _{CC}	14	20	_	Power supply					

Copyright © 1983–2016, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, V _{CC} ⁽²⁾			7	V
legative lie as	SNx414		5.5	\/
Input voltage	SNx4LS14		7	V
Junction temperature, T _J			150	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾		
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT	
V _{CC} Supply voltage	Supply voltage	SN5414, SN54LS14	4.5	5	5.5	V	
	Supply voltage	SN7414, SN74LS14	4.75	5	5.25	V	
I ligh level output ourrent	SN5414, SN7414			-0.8	A		
ЮН	I _{OH} High-level output current	SN54LS14, SN74LS14			-0.4	mA	
		SN5414, SN7414			16		
I _{OL}	Low-level output current	SN54LS14			4	mA	
		SN74LS14			8		
т	Operating free air temperature	SN5414, SN54LS14	-55		125	°C	
T _A	Operating free-air temperature	SN7414, SN74LS14	0		70	<u>.</u>	

6.4 Thermal Information

U.T I						
		SNx414, SNx4LS14				
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽²⁾	90.1	105.4	54.9	88.8	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	50.3	57.3	42.5	46.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44.3	52.7	34.7	47.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	17.9	22.5	27.8	16.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	44.1	52.2	34.6	47.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ Voltage values are with respect to network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The package termal impedance is calculated in accordance with JESD 51-7.



6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TES	T CONDITIONS ⁽¹⁾	MIN	TYP ⁽²⁾	MAX	UNIT	
N/	\/ F\/	SNx414	1.5	1.7	2	V	
V_{T+}	$V_{CC} = 5 V$	SNx4LS14	1.4	1.6	1.9	V	
.,	V 5.V	SNx414	0.6	0.9	1.1	.,	
V_{T-}	$V_{CC} = 5 V$	SNx4LS14	0.5	0.8	1	V	
Hysteresis (V _{T+} – V _{T–})	V _{CC} = 5 V		0.4	0.8		V	
,	$V_{CC} = MIN, I_I = -12 \text{ mA}, SNx4$	414			-1.5	V	
I_{IK}	$V_{CC} = MIN, I_I = -18 \text{ mA}, SNx^4$	4LS14			-1.5	V	
\/	V _{CC} = MIN, V _I = 0.6 V, I _{OH} = -	-0.8 mA, SNx414	2.4	3.4		V	
V _{OH}	$V_{CC} = MIN, V_I = 0.5 V, I_{OH} = -$	-0.4 mA, SNx4LS14	2.4	3.4		V	
	$V_{CC} = MIN, V_I = 2 V, I_{OL} = 16$		0.2	0.4			
V_{OL}	V _{CC} = MIN, V _I = 1.9 V	I _{OL} = 4 mA, SNx4LS14		0.25	0.4	V	
		I _{OL} = 8 mA, SN74LS14		0.35	0.5		
	V _{CC} = 5 V, V _I = V _{T+}	SNx414		-0.43			
T+		SNx4LS14		-0.14		mA	
	.,	SNx414		-0.56			
T-	$V_{CC} = 5 \text{ V}, V_I = V_{T-}$	SNx4LS14		-0.18		mA	
	$V_{CC} = MAX, V_I = 5.5 V, SNx4$			1			
I	$V_{CC} = MAX, V_I = 7 V, SNx4LS$			0.1	mA		
	V _{CC} = MAX, V _{IH} = 2.4 V, SNx	414			40		
IH	$V_{CC} = MAX, V_{IH} = 2.7 V, SNx$	4LS14			20	μΑ	
	V MAN V 0 4 V	SNx414		-0.8	-1.2	^	
IL	$V_{CC} = MAX, V_{IL} = 0.4 V$	SNx4LS14			-0.4	mA	
(3)	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	SNx414	-18		– 55	1	
os ⁽³⁾	$V_{CC} = MAX$	SNx4LS14	-20		-100	mA	
	\/ NAA\/	SNx414		22	36	^	
ССН	$V_{CC} = MAX$	SNx4LS14		8.6	16	mA	
	\/ NAA\/	SNx414		39	60	A	
CCL	$V_{CC} = MAX$	SNx4LS14		12	21	mA	

⁽¹⁾ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

6.6 Switching Characteristics

 $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, and over operating free-air temperature range (unless otherwise noted; see Figure 20)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	А	Y	R_L = 400 Ω and C_L = 15 pF, or R_L = 2 k Ω and C_L = 15 pF		15	22	ns
t _{PHL}	A	Y	R_L = 400 Ω and C_L = 15 pF, or R_L = 2 k Ω and C_L = 15 pF		15	22	ns

Copyright © 1983-2016, Texas Instruments Incorporated Submit Documentation Feedback


 ⁽²⁾ All typical values are at V_{CC} = 5 V and T_A = 25°C.
 (3) Not more than one output should be shorted at a time.



6.7 Typical Characteristics


6.7.1 SNx414 Circuits

Data for temperatures below 0°C and above 70°C and supply voltage below 4.75 V and above 5.25 V are applicable for SN5414 only.






SNx414 Circuits (continued)





6.7.2 SNx4LS14 Circuits

Data for temperatures below 0°C and above 70°C and supply voltage below 4.75 V and above 5.25 V are applicable for SNx4LS14 only.





7 Parameter Measurement Information

7.1 Series SN5414 and SN7414 Devices




Figure 14. Load Circuit For 2-State Totem-Pole Outputs




Figure 16. Load Circuit For 3-State Outputs




Figure 18. Voltage Waveforms Setup and Hold Times




Figure 15. Load Circuit For Open-Collector Outputs




Figure 17. Voltage Waveforms Pulse Durations





Figure 19. Voltage Waveforms Propagation Delay Times

Series SN5414 and SN7414 Devices (continued)



- A. C_L includes probe and jig capacitance.
- B. All diodes are 1N3064 or equivalent.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. S1 and S2 are closed for t_{PLH}, t_{PHL}, t_{PHZ}, and t_{PLZ}; S1 is open and S2 is closed for t_{PZH}; S1 is closed and S2 is open for t_{PZI}.
- E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50~\Omega$; t_r and $t_f \leq$ 7 ns for Series SN5414 and SN7414 devices and t_r and $t_f \leq$ 2.5 ns for Series SN54S14 and SN74S14 devices.
- F. The outputs are measured one at a time with one input transition per measurement.

Figure 20. Voltage Waveforms Enable and Disable Times, 3-State Outputs



7.2 Series SN54LS14 and SN74LS14 Devices




Figure 21. Load Circuit For 2-State Totem-Pole Outputs




Figure 23. Load Circuit For 3-State Outputs




Figure 25. Voltage Waveforms Setup and Hold Times




Figure 22. Load Circuit For Open-Collector Outputs




Figure 24. Voltage Waveforms Pulse Durations





Figure 26. Voltage Waveforms Propagation Delay Times



Series SN54LS14 and SN74LS14 Devices (continued)



- A. C_L includes probe and jig capacitance.
- B. All diodes are 1N3064 or equivalent.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. S1 and S2 are closed for t_{PLH}, t_{PHL}, t_{PHZ}, and t_{PLZ}; S1 is open and S2 is closed for t_{PZH}; S1 is closed and S2 is open for t_{PZL}.
- E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
- F. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50~\Omega$, $t_f \leq$ 1.5 ns, $t_f \leq$ 2.6 ns.
- G. The outputs are measured one at a time with one input transition per measurement.

Figure 27. Voltage Waveforms Enable and Disable Times, 3-State Outputs




8 Detailed Description

8.1 Overview

The SNx414 and SNx4LS14 Schmitt-Trigger devices contain six independent inverters. They perform the Boolean function $Y = \overline{A}$ in positive logic.

Schmitt-Trigger inputs are designed to provide a minimum separation between positive and negative switching thresholds. This allows for noisy or slow inputs that would cause problems such as oscillation or excessive current draw with normal CMOS inputs.

8.2 Functional Block Diagram



8.3 Feature Description

The device can operate from very slow transition edge inputs. This device has high noise immunity.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SNx414 and SNx4LS14.

Table 1. Function Table

INPUT A	OUTPUT Y
Н	L
L	Н



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SNx414 and SNx4LS14 device is a Schmitt-Trigger input CMOS device that can be used for a multitude of inverting buffer type functions. The application shown here takes advantage of the Schmitt-Trigger inputs to produce a delay for a logic input.

9.2 Typical Application




Figure 28. Simplified Application Schematic

9.2.1 Design Requirements

This device uses CMOS technology. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. Parallel output drive can create fast edges into light loads, so consider routing and load conditions to prevent ringing.

9.2.2 Detailed Design Procedure

This circuit is designed around an RC network that produces a slow input to the second inverter. The RC time constant (τ) is calculated from: $\tau = RC$.

The delay time for this circuit is from $t_{delay(min)} = -ln |1 - V_{T+(min)} / V_{CC}| \tau$ to $t_{delay(max)} = -ln |1 - V_{T+(max)} / V_{CC}| \tau$. It must be noted that the delay is consistent for each device, but because the switching threshold is only ensured between the minimum and maximum value, the output pulse length varies between devices. These values must be calculated by using the minimum and maximum ensured V_{T+} values in the *Electrical Characteristics*.

The resistor value must be chosen such that the maximum current to and from the SNx414/SNx4LS14 is 8 mA at 5-V V_{CC} .



Typical Application (continued)

9.2.3 Application Curve




Figure 29. Ideal Capacitor Voltage and Output Voltage With Positive Switching Threshold



9.3 System Examples

Here are some examples of various applications using the SNx414 and SNx4LS14 device.




Figure 30. TTL System Interface For Slow Input Waveforms

Figure 31. Pulse Shaper




Figure 32. Multivibrator

Figure 33. Threshold Detector




Figure 34. Pulse Stretcher



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the Recommended Operating Conditions. The V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. TI recommends using a 0.1-µF capacitor on the V_{CC} terminal, and must be placed as close as possible to the pin for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs must never float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such inputs must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or V_{CC}, whichever makes more sense or is more convenient. Floating outputs are generally acceptable, unless the part is a transceiver.

11.2 Layout Example




Figure 35. Layout Diagram

Copyright © 1983-2016, Texas Instruments Incorporated Submit Documentation Feedback



12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN5414	Click here	Click here	Click here	Click here	Click here
SN54LS14	Click here	Click here	Click here	Click here	Click here
SN7414	Click here	Click here	Click here	Click here	Click here
SN74LS14	Click here	Click here	Click here	Click here	Click here

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

29-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)	
5962-9665801Q2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9665801Q2A SNJ54LS 14FK	
5962-9665801QCA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9665801QC A SNJ54LS14J	
5962-9665801QDA	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9665801QD A SNJ54LS14W	
5962-9665801VDA	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9665801VD A SNV54LS14W	
5962-9665801VDA.A	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9665801VD A SNV54LS14W	
JM38510/31302BCA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31302BCA	
JM38510/31302BCA.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31302BCA	
M38510/31302BCA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31302BCA	
SN5414J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN5414J	
SN5414J.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN5414J	
SN54LS14J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS14J	
SN54LS14J.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS14J	
SN7414D	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	0 to 70	7414	
SN7414DR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	7414	
SN7414DR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	7414	
SN7414N	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN7414N	
SN7414N.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN7414N	
SN7414NSR	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN7414	
SN7414NSR.A	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN7414	



29-May-2025



www.ti.com

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	(3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74LS14D	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS14
SN74LS14D.A	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS14
SN74LS14DBR	Active	Production	SSOP (DB) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS14
SN74LS14DBR.A	Active	Production	SSOP (DB) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS14
SN74LS14DE4	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS14
SN74LS14DG4	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS14
SN74LS14DR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS14
SN74LS14DR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS14
SN74LS14DRE4	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS14
SN74LS14DRG4	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS14
SN74LS14N	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS14N
SN74LS14N.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS14N
SN74LS14NE4	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS14N
SN74LS14NSR	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS14
SN74LS14NSR.A	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS14
SNJ5414J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ5414J
SNJ5414J.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ5414J
SNJ5414W	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ5414W
SNJ5414W.A	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ5414W
SNJ54LS14FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9665801Q2A SNJ54LS 14FK
SNJ54LS14FK.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9665801Q2A SNJ54LS 14FK
SNJ54LS14J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9665801C A SNJ54LS14J
SNJ54LS14J.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9665801C A SNJ54LS14J

29-May-2025

SNJ54LS14W



www.ti.com

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
SNJ54LS14W	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9665801QD A
SNJ54LS14W.A	Active	Production	CFP (W) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS14W 5962-9665801QD

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN5414, SN54LS14, SN54LS14-SP, SN7414, SN74LS14:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

PACKAGE OPTION ADDENDUM

www.ti.com 29-May-2025

• Catalog : SN7414, SN74LS14, SN54LS14

• Military : SN5414, SN54LS14

• Space : SN54LS14-SP

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

• Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Jun-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN7414DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN7414NSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LS14DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LS14DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LS14DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS14DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS14NSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LS14NSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1



www.ti.com 30-Jun-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN7414DR	SOIC	D	14	2500	356.0	356.0	35.0
SN7414NSR	SOP	NS	14	2000	356.0	356.0	35.0
SN74LS14DBR	SSOP	DB	14	2000	353.0	353.0	32.0
SN74LS14DBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74LS14DR	SOIC	D	14	2500	353.0	353.0	32.0
SN74LS14DR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LS14NSR	SOP	NS	14	2000	353.0	353.0	32.0
SN74LS14NSR	SOP	NS	14	2000	356.0	356.0	35.0



www.ti.com 30-Jun-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9665801Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9665801QDA	W	CFP	14	25	506.98	26.16	6220	NA
5962-9665801VDA	W	CFP	14	25	506.98	26.16	6220	NA
5962-9665801VDA.A	W	CFP	14	25	506.98	26.16	6220	NA
SN7414N	N	PDIP	14	25	506	13.97	11230	4.32
SN7414N	N	PDIP	14	25	506	13.97	11230	4.32
SN7414N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN7414N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS14D	D	SOIC	14	50	506.6	8	3940	4.32
SN74LS14D.A	D	SOIC	14	50	506.6	8	3940	4.32
SN74LS14DE4	D	SOIC	14	50	506.6	8	3940	4.32
SN74LS14DG4	D	SOIC	14	50	506.6	8	3940	4.32
SN74LS14N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS14N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS14NE4	N	PDIP	14	25	506	13.97	11230	4.32
SNJ5414W	W	CFP	14	25	506.98	26.16	6220	NA
SNJ5414W.A	W	CFP	14	25	506.98	26.16	6220	NA
SNJ54LS14FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS14FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS14W	W	CFP	14	25	506.98	26.16	6220	NA
SNJ54LS14W.A	W	CFP	14	25	506.98	26.16	6220	NA



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated