

TIOS101、TIOS101x デジタル・センサ出力ドライバ、内蔵サージ保護付

1 特長

- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可能 [TIOS101](#)、[TIOS1013](#)、[TIOS1015](#)
- 電源電圧: 7V~36V
- PNP、NPN、またはプッシュプルとして構成可能な出力
- 低い残留電圧: 250mA で 1.75V
- 電流制限を 50mA~350mA に設定可能
- ±65V の過渡耐性、100µs 未満
- VCC、OUT、GND で最大 60V の逆極性保護
- VCC および OUT の EMC 保護内蔵
 - ±16kV IEC 61000-4-2 ESD 接触放電
 - ±4kV IEC 61000-4-4 電気的高速過渡
 - ±1.2kV/500Ω IEC 61000-4-5 サージ
- 誘導性負荷の高速消磁: 最大 1.5H
- 大きい容量性負荷駆動能力
- 静止電流 2.2mA 未満
- 最大電流 20mA の内蔵 LDO オプション
 - TIOS101: LDO なし
 - TIOS1013: 3.3V LDO
 - TIOS1015: 5V LDO
- 過熱警告とサーマル保護
- フォルト・インジケータ
- 拡張周囲温度: -40°C~125°C
- 2.5mm × 3mm の 10 ピン VSON パッケージ

2 アプリケーション

- 近接スイッチ
- 容量性および誘導性センサ
- デジタル出力

3 概要

TIOS101(x) デバイスは、ハイサイド、ローサイド、またはプッシュプル・ドライバとして構成可能です。これらのデバイスは、1.2kV (500Ω) の IEC 61000-4-5 サージに耐えられ、逆極性保護が内蔵されています。


ピンによりプログラム可能なシンプルなインターフェイスにより、コントローラの回路と簡単に接続できます。出力電流制限は、外付けの抵抗を使用して構成できます。

電圧不足、回路の過電流、過熱状況に対して、フォルト通知および内部的な保護機能が搭載されています。

製品情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
TIOS101	VSON (10)	2.50mm × 3.00mm
TIOS1013		
TIOS1015		

- (1) 利用可能なすべてのデバイスについては、このデータシートの末尾にある注文情報を参照してください。



代表的なアプリケーションの図



Table of Contents

1 特長	1	8.2 Functional Block Diagrams	9
2 アプリケーション	1	8.3 Feature Description	10
3 概要	1	8.4 Device Functional Modes	15
4 Revision History	2	9 Application Information Disclaimer	17
5 Pin Configuration and Functions	3	9.1 Application Information.....	17
6 Specifications	4	9.2 Typical Application.....	17
6.1 Absolute Maximum Ratings.....	4	10 Power Supply Recommendations	21
6.2 ESD Ratings.....	4	11 Layout	22
6.3 Recommended Operating Conditions.....	4	11.1 Layout Guidelines.....	22
6.4 Thermal Information.....	5	11.2 Layout Example.....	22
6.5 Electrical Characteristics.....	5	12 Device and Documentation Support	23
6.6 Switching Characteristics.....	6	12.1 ドキュメントの更新通知を受け取る方法.....	23
6.7 Typical Characteristics.....	7	12.2 サポート・リソース.....	23
7 Parameter Measurement Information	8	12.3 Trademarks.....	23
8 Detailed Description	9	12.4 静電気放電に関する注意事項.....	23
8.1 Overview.....	9	12.5 用語集.....	23

4 Revision History

Changes from Revision B (June 2019) to Revision C (February 2021)	Page
• 「特長」のリストに機能安全を追加.....	1

Changes from Revision A (August 2018) to Revision B (June 2019)	Page
• デバイス番号 TIOS1013 および TIOS1015 をデータシートに追加.....	1
• TIOS101-3 をすべて TIOS1013 に変更、TIOS101-5 を TIOS1015 に変更.....	1
• 「特長」の「VCC で最大 55V の逆極性保護」を「VCC で最大 60V の逆極性保護」に変更.....	1
• Changed the Supply voltage values From: MIN = -55 V, MAX = 50 V To: MIN = -60 V, MAX = 60 V in the <i>Absolute Maximum Ratings</i>	4
• Changed the Voltage difference Max value From: 55 V To: 60 V in the <i>Absolute Maximum Ratings</i>	4
• Changed 55 V To: 60 V in the Leakage current Test Conditions in the Electrical Characteristics.....	5
• Changed text From: "not exceed 55 V DC at any time." To: "not exceed 60 V DC at any time." in the <i>Reverse Polarity Protection</i> section.....	13

Changes from Revision * (July 2017) to Revision A (August 2018)	Page
• Changed the <i>Thermal Information</i> table values.....	5

5 Pin Configuration and Functions




图 5-1. DMW Package, 10-Pin (VSON), Top View

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
OUT	8	O	Switch output
VCC	9	POWER	Supply voltage (24 V nominal)
GND	7	POWER	Device ground
EN	5	I	Driver enable input signal from the local controller. Logic low sets the OUT output at Hi-Z. Weak internal pull-down.
IN	4	I	Transmit data input from the local controller. No effect if EN is low. Logic high sets low-side switch. Logic low sets high-side switch. Weak internal pull-up.
VCC_IN/OUT	1	POWER	3.3-V or 5-V linear regulator output; external 3.3-V or 5-V logic supply input for option without LDO.
ILIM_ADJ	6	I	Input for current limit adjustment. Connect resistor R_{SET} between ILIM_ADJ and GND.
NFAULT	2	OPEN-DRAIN	Fault indicator output signal to the microcontroller. A low level indicates either an over- current, an undervoltage in supply or an overtemperature condition. Connect this pin via pull-up resistor to VCC_IN/OUT.
NC	3, 10	—	No internal connection.
Thermal Pad	—	—	Connect to GND plane for optimal thermal and electrical performance

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

		MIN	MAX	UNIT
Supply voltage	Steady state voltage for VCC and OUT	–60	60	V
	Transient pulse width < 100 µs for VCC and OUT	–65	65	V
Voltage difference	$ V_{(VCC)} - V_{(OUT)} $		60	V
Logic supply voltage (TIOS101)	VCC_IN	–0.3	6	V
Input logic voltage	IN, EN, ILIM_ADJ	–0.3	6	V
Output current	NFAULT	–5	5	mA
Storage temperature, T _{stg}		–55	170	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with reference to the GND pin, unless otherwise specified.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	All pins	±4000	V
	Contact discharge, per IEC 61000-4-2 ^{(2) (3)}	Pins VCC, OUT and GND	±16000	
	Electrical fast transient, per IEC 61000-4-4 ⁽²⁾		±4000	
	Surge protection with 500 Ω, per IEC 61000-4-5; 1.2/50 µs ⁽²⁾		±1200	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) Minimum 100-nF capacitor is required between VCC and GND. Minimum 1-µF capacitor is required between VCC_IN/OUT and GND.
- (3) Passing level is ±4500 V if the device is powered and EN=IN=HIGH.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _(VCC)	Supply voltage	7	24	36	V
V _(VCC_IN)	Logic level input voltage (TIOS101 only)	3.3 V configuration	3.3	3.6	V
		5 V configuration	4.5	5.5	V
R _{SET}	External resistor for OUT current limit	0		100	kΩ
1/t _{BIT}	Signaling rate (push-pull mode)			250	kbps
I _(VCC_OUT)	LDO output current (TIOS1013 and TIOS1015 only)			20	mA
T _A	Operating ambient temperature	–40		125	°C
T _J	Junction temperature			150	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TIOS101(x)	UNIT
		DMW (10 Pins)	
R _{θJA}	Junction-to-ambient thermal resistance	68.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	60.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	40.6	°C/W
ψ _{JT}	Junction-to-top characterization parameter	13.4	°C/W
ψ _{JB}	Junction-to-board characterization parameter	40.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	25.2	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLIES (VCC)						
I _(VCC)	Quiescent supply current	EN = LOW, no load		1.5	2.2	mA
		EN = HIGH, no load		2	2.7	mA
LOGIC-LEVEL INPUTS (EN, IN)						
V _{IL}	Input logic low voltage				0.8	V
V _{IH}	Input logic high voltage		2			V
R _{PD}	Pull-down (EN) resistance			100		kΩ
R _{PU}	Pull-up (IN) resistance			200		kΩ
CONTROL OUTPUT (NFAULT)						
V _{OL}	Output logic low voltage	I _O = 4 mA			0.5	V
I _{OZ}	Output high impedance leakage	Output in Hi-Z, V _O = 0 V or VCC_IN/OUT	−1		1	μA
DRIVER OUTPUT (OUT)						
V _{DS(ON)}	High-side driver residual voltage	I = 250 mA			1.75	V
		I = 200 mA			1.5	V
		I = 100 mA			1.1	V
	Low-side driver residual voltage	I = 250 mA			1.75	V
		I = 200 mA			1.5	V
		I = 100 mA			1.1	V
I _P	OUT pull-up/down current	EN = LOW, IN = LOW, pull-down current	40	50	80	μA
		EN = LOW, IN = HIGH, pull-up current	40	50	80	μA
I _{O(LIM)}	Driver output current limit	R _{SET} = 100 kΩ	35	50	70	mA
		R _{SET} = 0 kΩ	300	350	400	mA
		R _{SET} = OPEN ⁽¹⁾	300	350	400	mA
PROTECTION CIRCUITS						
V _(UVLO)	VCC under voltage lockout	VCC falling; NFAULT = Hi-Z			6	V
		VCC rising; NFAULT = LOW			6.5	V
V _(UVLO,HYS)	VCC under voltage hysteresis	Rising to falling threshold	100			mV
V _(UVLO_IN)	VCC_IN under voltage lockout (No LDO option)	VCC_IN falling; NFAULT = Hi-Z		2.4		V
		VCC_IN rising; NFAULT = LOW		2.5		V
V _(UVLO,HYS)	VCC_IN under voltage hysteresis (No LDO option)	Rising to falling threshold		100		mV
T _(WRN)	Thermal warning	Die temperature T _J	125			°C
T _(SDN)	Thermal shutdown		150	160		°C
T _(HYS)	Thermal hysteresis for shutdown			10		°C

6.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{REV} Leakage current in reverse polarity	$V_{(OUT)} < V_{(VCC)}$ or $V_{(OUT)} > V_{(VCC)}$ up to $ 36\text{ V} $			50	μA
	$V_{(OUT)} < V_{(OUT)}$ or $V_{(OUT)} > V_{(VCC)}$ up to $ 60\text{ V} $			80	μA
	EN = HIGH, IN = LOW; $V_{(OUT\text{ to }VCC)} = 3\text{ V}$			550	μA
	EN = HIGH, IN = HIGH; $V_{(OUT\text{ to }GND)} = -3\text{ V}$			10	μA
LINEAR REGULATOR (LDO)					
$V_{(VCC_OUT)}$ Voltage regulator output	TIOS1015	4.75	5	5.25	V
	TIOS1013	3.13	3.3	3.46	V
$V_{(DROP)}$ Voltage regulator drop-out voltage ($V_{(VCC)} - V_{(VCC_OUT)}$)	$I_{CC} = 20\text{ mA}$ load current	TIOS1015		1.9	V
		TIOS1013		2.3	V
REG Line regulation ($dV_{(VCC_OUT)}/dV_{(VCC)}$)	$I_{(VCC_OUT)} = 1\text{ mA}$			1.7	mV/V
L_{REG} Load regulation ($dV_{(VCC_OUT)}/V_{(VCC_OUT)}$)	$V_{(VCC)} = 24\text{ V}$, $I_{(VCC_OUT)} = 100\text{ }\mu\text{A}$ to 20 mA			1%	
PSSR Power Supply Rejection Ratio	100 kHz, $I_{(VCC_OUT)} = 20\text{ mA}$		40		dB

(1) Current fault indication will be active. Current fault auto recovery will be de-activated.

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} , t_{PHL} Driver propagation delay	See 7-1 See 7-2 See 7-3 $R_L = 2\text{ k}\Omega$ $C_L = 5\text{ nF}$ $R_{(SET)} = 0\text{ }\Omega$		600	800	ns
$t_{p(skew)}$ Driver propagation delay skew. $ t_{PLH} - t_{PHL} $			100		ns
t_{PZH} , t_{PZL} Driver enable delay				4	μs
t_{PHZ} , t_{PLZ} Driver disable delay				4	μs
t_r , t_f Driver output rise, fall time				150	ns
$ t_r - t_f $ Difference in rise and fall time				50	ns
t_{SC} Current fault blanking time		175	200		μs
t_{pSC} Current fault indication delay				260	μs
t_{SCEN} Current fault driver re-enable wait time			15		ms
$t_{(UVLO)}$ OUT re-enable delay after UVLO ⁽¹⁾	$V_{(UVLO)}$ rising threshold crossing time to OUT enable time	10	30	50	ms

(1) OUT output remains Hi-Z for this time

6.7 Typical Characteristics




Figure 6-1. Supply Current vs Supply Voltage




Figure 6-2. Residual Voltage vs Load Current: High Side




Figure 6-3. Residual Voltage vs Load Current: Low Side




Figure 6-4. Current Limit vs RSET

7 Parameter Measurement Information




FIG 7-1. Test Circuit for Driver Switching




FIG 7-2. Waveforms for Driver Output Switching Measurements




FIG 7-3. Waveforms for Driver Enable or Disable Time Measurements

8 Detailed Description

8.1 Overview

Figure 8-1 shows that the device driver output (OUT) can be used in a push-pull, high-side, or low-side configuration using the enable (EN) and transmit data (IN) input pins. OUT can drive resistive, large capacitive or large inductive loads.

TIOS101 and TIOS101x devices have integrated IEC 61000-4-4/5 EFT and surge protection. In addition, tolerance to ± 65 -V transients enables flexibility to choose from a wider range of TVS diodes if an application requires higher levels of protection. These integrated robustness features will simplify the system-level design by reducing the external protection circuitry.

These devices implement protection features for over-current, over-voltage and over-temperature conditions. The devices also provide a current-limit setting of the driver output current using an external resistor.

The TIOS101x devices derive the low voltage supply from the typical 24 V industrial supply via an internal linear regulator to provide power to the local controller and sensor circuitry.

8.2 Functional Block Diagrams




Figure 8-1. Block Diagram, TIOS101




Figure 8-2. Block Diagram, TIOS101x

8.3 Feature Description

8.3.1 Current Limit Configuration

The output current can be configured with an internal resistor on ILIM_ADJ pin. The maximum settable current limit is 300 mA. This maximum setting specifies a minimum of 300 mA over temperature and voltage.

Output disable due to current fault and current fault auto recovery features can be disabled by floating ILIM_ADJ pin. However, the current fault indication is still active in this configuration. This feature is useful when driving large capacitances.

表 8-1. Current Limitation

ILIM_ADJ Pin Condition	OUT Current Limit	NFAULT Indication During Fault	Output Disable and Auto Recovery
R _{SET} resistor to GND	Variable	Yes	Yes
Connected to GND	300 mA	Yes	Yes
OPEN	300 mA	Yes	No

8.3.2 Current Fault Detection, Indication and Auto Recovery


If the output current at OUT exceeds the internally set current limit $I_{O(LIM)}$ for a duration longer than t_{SC} , the NFAULT pin is driven logic low to indicate a fault condition. The output is turned off, but the LDO continues to function. The output periodically retries to check if the output is still in the over current condition. In this mode, the output is switched on for t_{SC} in t_{SCEN} intervals. Current fault auto recovery mode can be disabled by setting ILIM_ADJ = OPEN. See 表 8-3. Toggling EN will clear NFAULT.

8.3.3 Thermal Warning, Thermal Shutdown

If the die temperature exceeds $T_{(WRN)}$, the NFAULT flag is held low indicating a potential over temperature problem. When the T_J exceeds $T_{(SDN)}$, The output is disabled but the LDO remains operational. As soon as the temperature drops below the temperature threshold (and after $T_{(HYS)}$), the internal circuit re-enables the driver, subject to the state of the EN and IN pins.

8.3.4 Fault Reporting (NFAULT)

NFAULT is driven low if either a current fault condition is detected, die temperature has exceeded $T_{(WRN)}$ or supply has dropped below the UVLO threshold. NFAULT returns to high-impedance as soon as all three fault conditions clear.



NFAULT = [CUR_OK && PWR_OK && TMP_OK]

8-3. Device State Diagram

8.3.5 Device Function Tables

表 8-2. Driver Function

EN	IN	OUT	COMMENT
L / Open	X	Hi-Z	Device is in ready-to-receive state
H	L	H	OUT is sourcing current (high-side drive)
H	H / Open	L	OUT is sinking current (low-side drive)

表 8-3. Current Limit Indicator Function ($t > t_{SC}$)

EN	IN	OUT CURRENT	NFAULT	COMMENT
H	H / Open	$ I_{(OUT)} > I_{O(LIM)}$	L	OUT current exceeds the set limit for over t_{SC}
		$ I_{(OUT)} < I_{O(LIM)}$	Z	Normal operation
H	L	$ I_{(OUT)} > I_{O(LIM)}$	L	OUT current exceeds the set limit for over t_{SC}
		$ I_{(OUT)} < I_{O(LIM)}$	Z	Normal operation
L / Open	X	X	Z	Driver is disabled, current limit indicator is inactive

8.3.6 The Integrated Voltage Regulator (LDO)

The TIOS1013 and TIOS1015 each have an integrated linear voltage regulator (LDO) which can supply power to external components. The voltage regulator is specified for VCC voltages in the range of 7 V to 36 V with respect to GND. The LDO is capable of delivering up to 20 mA. The LDO output is current limited to 35-mA to limit the inrush current onto VCC_OUT decoupling capacitors during initial power up.

The LDO is designed to be stable with standard ceramic capacitors with values of 1 μ F or larger at the output. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR should be less than 1 Ω . With tolerance and dc bias effects, the minimum capacitance to ensure stability is 1 μ F.

8.3.7 Reverse Polarity Protection

Reverse polarity protection circuitry protects the devices against accidental reverse polarity connections to the VCC, OUT and GND pins. The maximum voltage between any of the pins may not exceed 60 V DC at any time.

Figure 8-4 and Figure 8-5 shows all the possible connection combinations.





Figure 8-4. High-Side Driver Configuration




8-5. Low-Side Driver Configuration

8.3.8 Integrated Surge Protection and Transient Waveform Tolerance

The VCC and OUT pins of the device are capable of withstanding up to 1.2 kV of 1.2/50 – 8/20 μ s IEC 61000-4-5 surge with a source impedance of 500 Ω . The surge testing should be performed with a minimum 100 nF supply decoupling capacitor between VCC and GND, and 1 μ F between VCC_IN/OUT and GND.

External TVS diodes may be required for higher transient protection levels. The system designer should ensure that the maximum clamping voltage of the external diodes should be < 65 V at the desired current level. The device is capable of withstanding up to $\pm$ 65-V transient pulses < 100 μ s.



1.2/50 - 80/20 μ s CWG
R = 500 Ω

8-6. Surge Test Setup

8.3.9 Power Up Sequence

VCC_IN and VCC domains can be powered up in any sequence. In the event of VCC is powered and VCC_IN is not, the OUT pin remains in high impedance.

8.3.10 Undervoltage Lock-Out (UVLO)

The device enters UVLO if the VCC voltage falls below $V_{(UVLO)}$. (For the device without the integrated LDO, the device monitors VCC_IN in addition to VCC. UVLO happens if either supply falls below the threshold.)

As soon as the supply falls below $V_{(UVLO)}$, NFAULT is pulled low, the LDO is turned off and the OUT output is disabled (Hi-Z). Receiver performance is not specified in this mode.

When the supply rises above $V_{(UVLO)}$, NFAULT returns to Hi-Z (given no other fault conditions present) and the LDO will be enabled immediately. The OUT output will be turned on after $T_{(UVLO)}$ delay.

8.4 Device Functional Modes

These devices can operate in three different modes.

8.4.1 NPN Configuration (N-Switch Mode)

Set IN pin high (or open) and use EN pin as control for realizing the function of an N-switch (low-side configuration) on OUT.

8.4.2 PNP Configuration (P-Switch Mode)

Set IN pin low and use EN pin as control for realizing the function of a P-switch (high-side configuration) on OUT.

8.4.3 Push-Pull Mode

Set EN pin high and toggle IN as control for realizing the function of a push-pull output on OUT. 表 8-4, 表 8-5, and 表 8-6 summarize the pin configurations to accomplish the functional modes.

表 8-4. NPN Mode

EN	IN	OUT
L / Open	H / Open	Hi-Z
H	H / Open	N-Switch

表 8-5. PNP Mode

EN	IN	OUT
L / Open	L	Hi-Z
H	L	P-Switch

表 8-6. Push-Pull Mode

EN	IN	OUT
L / Open	X	Hi-Z
H	H / Open	N-Switch
H	L	P-Switch

9 Application Information Disclaimer

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

TIOS101 and TIOS101x are robust 24-V digital drivers for industrial sensors.

9.2 Typical Application




図 9-1. Typical Application Schematic

9.2.1 Design Requirements

表 9-1 shows recommended components for a typical system design.

表 9-1. Design Parameters

PARAMETERS	VALUE
Input voltage range (VCC)	24 V, 30 V (max)
Output current (OUT)	200 mA
Output voltage (VCC_OUT), Pick TIOS1015	5 V
Maximum LDO output current ($I_{VCC(OUT)}$)	5 mA
Pull-up resistors for NFAULT	10 kΩ
VCC decoupling capacitor	0.1 μF / 100 V
LDO output capacitor	1 μF / 10 V
ILIM_ADJ resistor (R_{SET})	10 kΩ
Maximum Ambient Temperature, T_A	105°C

9.2.2 Detailed Design Procedure

9.2.2.1 Maximum Junction Temperature Check

For a 200 mA current limit:

- The maximum driver output current limit, $I_{O(LIM)} = 250 \text{ mA}$ (allowed for current limit tolerance).
- The maximum voltage drop across the high-side switch is given with $V_{DS(ON)} = 1.75 \text{ V}$.

This causes a power consumption of:

$$PD_{OP} = V_{DS(ON)} \times I_{O(LIM)} = 1.75\text{V} \times 250 \text{ mA} = 437.5 \text{ mW} \quad (1)$$

For a 5 mA LDO current output,

$$PD_{LDO} = (V_{L+} - V_{VCC_OUT}) \times I_{VCC_OUT} = (30 - 5)\text{V} \times 5 \text{ mA} = 125 \text{ mW} \quad (2)$$

Total power dissipation,

$$PD = PD_{OP} + PD_{LDO} = 437.5 \text{ mW} + 125 \text{ mW} = 562.5 \text{ mW} \quad (3)$$

Multiply this value with the Junction-to-ambient thermal resistance of $\theta_{JA} = 68.1^\circ\text{C/W}$ (taken from the [セクション 6.4](#) table) to receive the difference between junction temperature, T_J , and ambient temperature, T_A :

$$\Delta T = T_J - T_A = PD \times \theta_{JA} = 562.5 \text{ mW} \times 68.1^\circ\text{C/W} = 38.3^\circ\text{C} \quad (4)$$

Add this value to the maximum ambient temperature of $T_A = 105^\circ\text{C}$ to receive the final junction temperature:

$$T_{J-max} = T_{A-max} + \Delta T = 105^\circ\text{C} + 38.3^\circ\text{C} = 143.3^\circ\text{C} \quad (5)$$

As long as T_{J-max} is below the recommended maximum value of 150°C , no thermal shutdown will occur. However, thermal warning may occur as the junction temperature is greater than T_{WRN} .

Note that the modeling of the complete system may be necessary to predict junction temperature in smaller PCBs and/or enclosures without air flow.

9.2.2.2 Driving Capacitive Loads

These devices are capable of driving capacitive loads on the OUT output. Assuming a pure capacitive load without series/parallel resistance, the maximum capacitance that can be charged without triggering current fault can be calculated as:

$$C_{LOAD} = \frac{[I_{O(LIM)} \times t_{SC}]}{V_{(VCC)}} \quad (6)$$

Higher capacitive loads can be driven if a series resistor is connected between the OUT and the load. Capacitive loads can be connected to VCC and GND.

9.2.2.3 Driving Inductive Loads

The TIOS101(x) family is capable of magnetizing and demagnetizing inductive loads up to 1.5 H. These devices contain internal circuitry that enables fast demagnetization when configured as either P-switch or N-switch mode.

In P-switch configuration, the load inductor L is magnetized when the OUT pin is driven high. When the PNP is turned off, there is a significant amount of negative inductive kick back at the OUT pin. This voltage is clamped internally at about -75 V.

Similarly in N-switch configuration, the load inductor L is magnetized when the OUT pin is driven low. When the NPN is turned off, there is a significant amount of positive inductive kick back at the OUT pin. This voltage is clamped internally at about 75 V.

The equivalent protection circuits are shown in [Figure 9-2](#) and [Figure 9-3](#). The minimum value of the resistive load R can be calculated as:

$$R = \frac{V_{(VCC)}}{I_{O(LIM)}} \quad (7)$$




Figure 9-2. PNP Mode





Figure 9-3. NPN Mode

9.2.3 Application Curves



125 kHz

FIG 9-4. OUT in Push-Pull Mode




FIG 9-5. OUT Power Up Delay, Low Side Mode




FIG 9-6. OUT Power Up Delay, High Side Mode




FIG 9-7. OUT In Current Fault, Low Side Mode




FIG 9-8. OUT In Current Fault, High Side Mode






FIG 9-9. OUT In Current Fault Auto Recovery, Low Side Mode




9-10. OUT In Current Fault Auto Recovery, High Side Mode



Time 10 ms/div
1.5-H Inductor With = 100 Ω R_{SET} = OPEN

9-11. OUT Driving, Low Side Mode



Time 10 ms/div
1.5-H Inductor With = 100 Ω R_{SET} = OPEN

9-12. OUT Driving, High Side Mode

10 Power Supply Recommendations

The TIOS101 and TIOS101x are designed to operate from a 24-V nominal supply at VCC, which can vary by +12 V and -17 V from the nominal value to remain within the device's recommended supply voltage range of 7 V to 36 V. This supply should be buffered with at least a 100-nF/100-V capacitor.

11 Layout

11.1 Layout Guidelines

- Use of a 4-layer board is recommended for good heat conduction. Use layer 1 (top layer) for control signals, layer 2 as GND, layer 3 for the 24-V supply plane (VCC), and layer 4 for the regulated output supply (VCC_IN/OUT).
- Connect the thermal pad to GND with maximum amount of thermal vias for best thermal performance.
- Use entire planes for VCC, VCC_IN/OUT and GND to assure minimum inductance.
- The VCC terminal must be decoupled to ground with a low-ESR ceramic decoupling capacitor with a minimum value of 100 nF. The capacitor must have a voltage rating of 50 V minimum (100 V depending on max sensor supply fault rating) and an X5R or X7R dielectric.
- The optimum placement of the capacitor is closest to the VCC and GND terminals to reduce supply drops during large supply current loads. See [Figure 11-1](#) for a PCB layout example.
- Connect all open-drain control outputs via 10 k Ω pull-up resistors to the VCC_IN/OUT plane to provide a defined voltage potential to the system controller inputs when the outputs are high-impedance.
- Connect the R_{SET} resistor between ILIM_ADJ and GND.
- Decouple the regulated output voltage at VCC_IN/OUT to ground with a low-ESR, 1 μ F, ceramic decoupling capacitor. The capacitor should have a voltage rating of 10 V minimum and an X5R or X7R dielectric.

11.2 Layout Example

- VIA to Layer 2: Power Ground Plane (VCC)
- VIA to Layer 3: 24V Supply Plane (GND)
- VIA to Layer 4: Regulated Supply Plane (VCC_IN/OUT)




Figure 11-1. Layout Example

12 Device and Documentation Support

12.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

12.5 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TIOS1013DMWR	Active	Production	VSON (DMW) 10	1500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TS1013
TIOS1013DMWR.A	Active	Production	VSON (DMW) 10	1500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TS1013
TIOS1013DMWR.B	Active	Production	VSON (DMW) 10	1500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TS1013
TIOS1013DMWT	Active	Production	VSON (DMW) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TS1013
TIOS1013DMWT.A	Active	Production	VSON (DMW) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TS1013
TIOS1013DMWT.B	Active	Production	VSON (DMW) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TS1013
TIOS1015DMWR	Active	Production	VSON (DMW) 10	1500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TS1015
TIOS1015DMWR.A	Active	Production	VSON (DMW) 10	1500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TS1015
TIOS1015DMWR.B	Active	Production	VSON (DMW) 10	1500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TS1015
TIOS1015DMWT	Active	Production	VSON (DMW) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TS1015
TIOS1015DMWT.A	Active	Production	VSON (DMW) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TS1015
TIOS1015DMWT.B	Active	Production	VSON (DMW) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TS1015
TIOS101DMWR	Active	Production	VSON (DMW) 10	1500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TS101
TIOS101DMWR.A	Active	Production	VSON (DMW) 10	1500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TS101
TIOS101DMWR.B	Active	Production	VSON (DMW) 10	1500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TS101
TIOS101DMWT	Active	Production	VSON (DMW) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TS101
TIOS101DMWT.A	Active	Production	VSON (DMW) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TS101
TIOS101DMWT.B	Active	Production	VSON (DMW) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TS101

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TIOS1013DMWR	VSON	DMW	10	1500	178.0	13.5	2.75	3.35	1.05	8.0	12.0	Q2
TIOS1013DMWT	VSON	DMW	10	250	178.0	13.5	2.75	3.35	1.05	8.0	12.0	Q2
TIOS1015DMWR	VSON	DMW	10	1500	178.0	13.5	2.75	3.35	1.05	8.0	12.0	Q2
TIOS1015DMWT	VSON	DMW	10	250	178.0	13.5	2.75	3.35	1.05	8.0	12.0	Q2
TIOS101DMWR	VSON	DMW	10	1500	178.0	13.5	2.75	3.35	1.05	8.0	12.0	Q2
TIOS101DMWT	VSON	DMW	10	250	178.0	13.5	2.75	3.35	1.05	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TIOS1013DMWR	VSON	DMW	10	1500	189.0	185.0	36.0
TIOS1013DMWT	VSON	DMW	10	250	189.0	185.0	36.0
TIOS1015DMWR	VSON	DMW	10	1500	189.0	185.0	36.0
TIOS1015DMWT	VSON	DMW	10	250	189.0	185.0	36.0
TIOS101DMWR	VSON	DMW	10	1500	189.0	185.0	36.0
TIOS101DMWT	VSON	DMW	10	250	189.0	185.0	36.0

EXAMPLE BOARD LAYOUT


DMW0010A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4223225/A 08/2016

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DMW0010A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11
81% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4223225/A 08/2016

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated