













TPS7A16 SBVS171F - DECEMBER 2011 - REVISED OCTOBER 2015

TPS7A16 60-V, 5-µA I_O, 100-mA, Low-Dropout Voltage Regulator With Enable and Power-Good

Features

Wide Input Voltage Range: 3 V to 60 V

Ultralow Quiescent Current: 5 µA

Quiescent Current at Shutdown: 1 µA

Output Current: 100 mA

Low Dropout Voltage: 60 mV at 20 mA

Accuracy: 2%

Available in:

Fixed Output Voltage: 3.3 V, 5 V

Adjustable Version from 1.2 V to 18.5 V

Power-Good With Programmable Delay

Current Limit and Thermal Shutdown Protections

Stable with Ceramic Output Capacitors: ≥ 2.2 µF


Packages: High Thermal Performance MSOP-8 and SON-8 PowerPAD™

Operating Temperature Range: -40°C to 125°C

2 Applications

- Power Supplies for Notebook PCs, Digital TVs, and Private LAN Systems
- High Cell-Count Battery Packs for Power Tools and other Battery-Powered Microprocessor and Microcontroller Systems
- Car Audio, Navigation, Infotainment, and Other **Automotive Systems**
- Smoke and CO₂ Detectors and Battery-Powered Alarm and Security Systems

Typical Application Schematic



3 Description

The TPS7A16 family of ultralow power, low-dropout (LDO) voltage regulators offers the benefits of ultralow quiescent current, high input voltage and miniaturized, high thermal-performance packaging.

The TPS7A16 family is designed for continuous or sporadic (power backup) battery-powered applications where ultralow quiescent current is critical to extending system battery life.

The TPS7A16 family offers an enable pin (EN) compatible with standard CMOS logic and an integrated open drain active-high power good output (PG) with a user-programmable delay. These pins are intended for use in microcontroller-based, batterypowered applications where power-rail sequencing is required.


In addition, the TPS7A16 is ideal for generating a low-voltage supply from multicell solutions ranging from high cell-count power-tool packs to automotive applications; not only can this device supply a wellregulated voltage rail, but it can also withstand and maintain regulation during voltage transients. These features translate to simpler and more cost-effective, electrical surge-protection circuitry.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TD07446	HVSSOP (8)	3.00 mm × 3.00 mm	
TPS7A16	VSON (8)	3.00 mm × 3.00 mm	

(1) For all available packages, see the package option addendum at the end of the data sheet.

Quiescent Current vs Input Voltage



Features 1



8 Application and Implementation 13

Table of Contents

2	Applications 1		8.1 Application Information	13
3	Description 1		8.2 Typical Applications	
4	Revision History2	9	Power Supply Recommendations	19
5	Pin Configuration and Functions 4	10	Layout	19
6	Specifications5		10.1 Layout Guidelines	19
	6.1 Absolute Maximum Ratings 5		10.2 Layout Example	
	6.2 ESD Ratings 5		10.3 Power Dissipation	
	6.3 Recommended Operating Conditions 5		10.4 Thermal Considerations	
	6.4 Thermal Information 6	11	Device and Documentation Support	22
	6.5 Electrical Characteristics		11.1 Documentation Support	
	6.6 Typical Characteristics		11.2 Community Resources	
7	Detailed Description 10		11.3 Trademarks	
	7.1 Overview 10		11.4 Electrostatic Discharge Caution	
	7.2 Functional Block Diagram 10		11.5 Glossary	22
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable	20
	7.4 Device Functional Modes		Information	22
	ges from Revision E (August 2015) to Revision F	0 11 0 /	turo)	Page
C	hanged ψ _{JB} value in <i>Thermal Information</i> table from 141.2 to	0 11.2 (typo)	6
	ages from Revision D (January 2014) to Revision E dded ESD Ratings table, Feature Description section, Device	ce Func	tional Modes Application and Implementation	Page
Se	ection, Power Supply Recommendations section, Layout sec dechanical, Packaging, and Orderable Information section	ction, D	evice and Documentation Support section, and	
	hanged MIN value of Regulated output from 1.2 to 1.169			
	hanged MAX value of Regulated output from 18 to 18.5			
	hanged MAX value of Operating junction temperature from			
С	hanged value in Power-Good section from 5.5-V to 5-V			11
han	ges from Revision C (November 2013) to Revision D			Page
С	hanged Feedback Current min, typ, and max values from -1	1.0, 0.0	and 1.0 to -0.1, -0.01, and 0.1, respectively	6
	hanged Enable Current typ value from 0.01 to -0.01		•	
	- Tangou Emazio Guironi () p valuo nom dio 1 to 100 millioni			
han	ges from Revision B (April 2013) to Revision C			Page
С	hanged DRB package from product preview to production date	ata		1
	dded DRB package to thermal information			
	hanged Figure 4 Y-axis unit from V to mV (typo)			
	nges from Revision A (December 2011) to Revision B			Page

Product Folder Links: TPS7A16

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated







Cł	Changes from Original (December 2011) to Revision A				
•	Changed data sheet to from product preview to production data		•		



5 Pin Configuration and Functions





Pin Functions

P	IN		DECODINE		
NAME	NO.	I/O	DESCRIPTION		
DELAY	7	0	Delay pin. Connect a capacitor to GND to adjust the PG delay time; leave open if the reset function not needed.		
EN	5	I	Enable pin. This pin turns the regulator on or off. If $V_{EN} \ge V_{EN_HI}$, the regulator is enabled. If $V_{EN} \le V_{EN_LO}$, the regulator is disabled. If not used, the EN pin can be connected to IN. Make sure that $V_{EN} \le V_{IN}$ at all times.		
FB/DNC	2	I	For the adjustable version (TPS7A1601), the feedback pin is the input to the control-loop error amplifier. This pin is used to set the output voltage of the device when the regulator output voltage is set by external resistors. For the fixed voltage versions: Do not connect to this pin. Do not route this pin to any electrical net, not even GND or IN.		
GND	4	GND	Ground pin.		
IN	8	IN	Regulator input supply pin. A capacitor ≥ 0.1 µF must be tied from this pin to ground to assure stability. TI recommends connecting a 10-µF ceramic capacitor from IN to GND (as close to the device as possible) to reduce circuit sensitivity to printed-circuit-board (PCB) layout, especially when long input traces or high source impedances are encountered.		
NC	6		This pin can be left open or tied to any voltage between GND and IN.		
OUT	1	0	Regulator output pin. A capacitor ≥ 2.2 µF must be tied from this pin to ground to assure stability. TI recommends connecting a 10-µF ceramic capacitor from OUT to GND (as close to the device as possible) to maximize AC performance.		
PG	3	0	Power-good pin. Open collector output; leave open or connect to GND if the power-good function is not needed.		
PowerPAD	_	_	Solder to printed-circuit-board (PCB) to enhance thermal performance. Although it can be left floating, TI highly recommends connecting the PowerPAD to the GND plane.		



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range $-40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$ (unless otherwise noted). (1)

		MIN	MAX	UNIT	
	IN pin to GND pin	-0.3	62		
	OUT pin to GND pin	-0.3	20		
	OUT pin to IN pin	-62	0.3		
	FB pin to GND pin	-0.3	3		
Voltage	FB pin to IN pin	-62	0.3	V	
	EN pin to IN pin	-62	0.3		
	EN pin to GND pin	-0.3	62		
	PG pin to GND pin	-0.3	5.5		
	DELAY pin to GND pin	-0.3	5.5		
Current	Peak output	Internal	ly limited		
Tomporatura	Operating virtual junction, T _J	-40	150	°C	
Temperature	Storage, T _{stg}	-65	150	1 -0	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{IN}	Unregulated input	3	60	٧
V_{OUT}	Regulated output	1.169	18.5	V
EN		0	40	V
DELAY		0	5	V
PG		0	5	٧
T_{J}	Operating junction temperature range	-40	125	°C

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		TPS7A	TPS7A1601		
	THERMAL METRIC ⁽¹⁾	DGN (HVSSOP)	DRB (VSON)	UNIT	
		8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	66.2	44.5	°C/W	
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	45.9	49.5	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	34.6	11.3	°C/W	
ΨЈТ	Junction-to-top characterization parameter	1.9	0.7	°C/W	
ΨЈВ	Junction-to-board characterization parameter	34.3	11.2	°C/W	
R ₀ JC(bot)	Junction-to-case(bottom) thermal resistance	14.9	4.7	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

At $T_J = -40^{\circ}\text{C}$ to 125°C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or $V_{IN} = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 10$ μA , $C_{IN} = 1$ μF , $C_{OUT} = 2.2$ μF , and FB tied to OUT, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range		3		60	V
V_{REF}	Internal reference	$T_J = 25^{\circ}C$, $V_{FB} = V_{REF}$, $V_{IN} = 3$ V, $I_{OUT} = 10 \mu A$	1.169	1.193	1.217	V
V _{UVLO}	Undervoltage lockout threshold			2.7		V
	Output voltage range	$V_{IN} \ge V_{OUT(NOM)} + 0.5 \text{ V}$	V_{REF}		18.5	V
V _{OUT}	Nominal accuracy	$T_J = 25^{\circ}C$, $V_{IN} = 3$ V, $I_{OUT} = 10 \mu A$	-2%		2%	V_{OUT}
*001	Overall accuracy	$V_{OUT(NOM)} + 0.5 \text{ V} \le V_{IN} \le 60 \text{ V}^{(1)}$ 10 μ A $\le I_{OUT} \le 100 \text{ mA}$	-2%		2%	V _{OUT}
$\Delta V_{O(\Delta VI)}$	Line regulation	3 V ≤ V _{IN} ≤ 60 V		±1%		V _{OUT}
$\Delta V_{O(\Delta IO)}$	Load regulation	10 μA ≤ I _{OUT} ≤ 100 mA		±1%		V _{OUT}
	Descriptions	V _{IN} = 4.5 V, V _{OUT(NOM)} = 5 V, I _{OUT} = 20 mA		60		mV
V_{DO}	Dropout voltage	V _{IN} = 4.5 V, V _{OUT(NOM)} = 5 V, I _{OUT} = 100 mA		265	500	mV
I _{LIM}	Current limit	V _{OUT} = 90% V _{OUT(NOM)} , V _{IN} = 3 V	101	225	400	mA
	Construct and an arrange	3 V ≤ V _{IN} ≤ 60 V, I _{OUT} = 10 μA		5	15	μΑ
I _{GND}	Ground current	I _{OUT} = 100 mA		5		μΑ
I _{SHDN}	Shutdown supply current	V _{EN} = 0.4 V		0.59	5	μΑ
I FB	Feedback current ⁽²⁾		-0.1	-0.01	0.1	μΑ
I _{EN}	Enable current	$3 \text{ V} \leq \text{V}_{IN} \leq 12 \text{ V}, \text{V}_{IN} = \text{V}_{EN}$	-1	-0.01	1	μΑ
V _{EN_HI}	Enable high-level voltage		1.2			V
V_{EN_LO}	Enable low- level voltage				0.3	V
	DC trip throubold	OUT pin floating, V _{FB} increasing, V _{IN} ≥ V _{IN_MIN}	85%		95%	V_{OUT}
V _{IT}	PG trip threshold	OUT pin floating, V _{FB} decreasing, V _{IN} ≥ V _{IN_MIN}	83%		93%	V_{OUT}
V _{HYS}	PG trip hysteresis			2.3%	4%	V_{OUT}
$V_{PG, LO}$	PG output low voltage	OUT pin floating, V_{FB} = 80% V_{REF} , I_{PG} = 1mA			0.4	V
I _{PG, LKG}	PG leakage current	V _{PG} = V _{OUT(NOM)}	-1		1	μA
I _{DELAY}	DELAY pin current			1	2	μΑ
PSRR	Power-supply rejection ratio	V_{IN} = 3 V, $V_{OUT(NOM)}$ = V_{REF} , C_{OUT} = 10 μ F, f = 100 Hz		50		dB
т	Thormal abutdown tomporations	Shutdown, temperature increasing		170		°C
T _{SD}	Thermal shutdown temperature	Reset, temperature decreasing		150		°C
TJ	Operating junction temperature range		-40		125	°C

Maximum input voltage is limited to 24 V because of the package power dissipation limitations at full load (P ≈ (V_{IN} - V_{OUT}) x I_{OUT} = (24 V - V_{REF}) x 50 mA ≈ 1.14 W). The device is capable of sourcing a maximum current of 50 mA at higher input voltages as long as the power dissipated is within the thermal limits of the package plus any external heatsinking.

Product Folder Links: TPS7A16


Copyright © 2011–2015, Texas Instruments Incorporated

²⁾ I_{FB} > 0 flows out of the device.



6.6 Typical Characteristics

At $T_J = -40^{\circ}C$ to 125°C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or $V_{IN} = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 10$ μ A, $C_{IN} = 1$ μ F, $C_{OUT} = 2.2$ μ F, and FB tied to OUT, unless otherwise noted.




Copyright © 2011–2015, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

Typical Characteristics (continued)

At $T_J = -40$ °C to 125 °C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or $V_{IN} = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 10$ μ A, $C_{IN} = 1$ μ F, $C_{OUT} = 2.2$ μ F, and FB tied to OUT, unless otherwise noted.




Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



Typical Characteristics (continued)

At $T_J = -40$ °C to 125°C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or $V_{IN} = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 10$ μ A, $C_{IN} = 1$ μ F, $C_{OUT} = 2.2$ μ F, and FB tied to OUT, unless otherwise noted.






7 Detailed Description

7.1 Overview

The TPS7A16 family of devices are ultralow power, low-dropout (LDO) voltage regulators that offer the benefits of ultralow quiescent current, high input voltage, and miniaturized, high thermal-performance packaging. The TPS7A16 family also offers an enable pin (EN) and integrated open-drain active-high power-good output (PG) with a user-programmable delay.

7.2 Functional Block Diagram



Submit Documentation Feedback



7.3 Feature Description

7.3.1 Enable (EN)

The enable terminal is a high-voltage-tolerant terminal. A high input on EN actives the device and turns on the regulator. For self-bias applications, connect this input to the V_{IN} terminal.

7.3.2 Regulated Output (V_{OUT})

The V_{OUT} terminal is the regulated output based on the required voltage. The output has current limitation. During initial power up, the regulator has a soft start incorporated to control the initial current through the pass element. In the event that the regulator drops out of regulation, the output tracks the input minus a drop based on the load current. When the input voltage drops below the UVLO threshold, the regulator shuts down until the input voltage recovers above the minimum start-up level.

7.3.3 Power-Good

The power-good (PG) pin is an open-drain output and can be connected to any 5-V or lower rail through an external pull-up resistor. When no C_{DELAY} is used, the PG output is high-impedance when V_{OUT} is greater than the PG trip threshold (V_{IT}). If V_{OUT} drops below V_{IT} , the open-drain output turns on and pulls the PG output low. If output voltage monitoring is not needed, the PG pin can be left floating or connected to GND.

The power-good feature functionality is only guaranteed when V_{IN} ≥ 3 V (V_{IN (MIN)})

7.3.4 PG Delay Timer (DELAY)

The power-good delay time (t_{DELAY}) is defined as the time period from when V_{OUT} exceeds the PG trip threshold voltage (V_{IT}) to when the PG output is high. This power-good delay time is set by an external capacitor (C_{DELAY}) connected from the DELAY pin to GND; this capacitor is charged from 0 V to approximately 1.8 V by the DELAY pin current (I_{DELAY}) once V_{OUT} exceeds the PG trip threshold (V_{IT}).

When C_{DELAY} is used, the PG output is high-impedance when V_{OUT} exceeds V_{IT}, and V_{DELAY} exceeds V_{RFF}.

The power-good delay time can be calculated using: $t_{DELAY} = (C_{DELAY} \times V_{REF}) / I_{DELAY}$. For example, when $C_{DELAY} = 10$ nF, the PG delay time is approximately 12 ms; that is, (10 nF x 1.193 V) / 1 μ A = 11.93 ms.

7.3.5 Internal Current Limit

The fixed internal current limit of the TPS7A16 family helps protect the regulator during fault conditions. The maximum amount of current the device can source is the current limit (225 mA, typical), and is largely independent of output voltage. For reliable operation, do not operate the device in current limit for extended periods of time.

7.3.6 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 170°C, allowing the device to cool. When the junction temperature cools to approximately 150°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle ON and OFF. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.



7.4 Device Functional Modes

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is at least as high as V_{IN(MIN)}.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode of operation, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device (such as a bipolar junction transistor, or BJT) is in saturation and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

7.4.3 Disabled

The device is disabled under the following conditions:

- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 lists the conditions that lead to the different modes of operation.

Table 1. Device Functional Mode Comparison

ODEDATING MODE	PARAMETER					
OPERATING MODE	V _{IN}	V _{EN}	I _{OUT}	T_J		
Normal mode	$V_{IN} > V_{OUT(NOM)} + V_{DO}$ and $V_{IN} > V_{IN(MIN)}$	V _{EN} > V _{EN_HI}	I _{OUT} < I _{LIM}	T _J < 125°C		
Dropout mode	$V_{IN} < V_{OUT(NOM)} + V_{DO}$	V _{EN} > V _{EN_HI}	_	T _J < 125°C		
Disabled mode (any true condition disables the device	_	V _{EN} < V _{EN_HI}	_	T _J > 170°C		



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS7A16 family of ultralow power voltage regulators offers the benefit of ultralow quiescent current, high input voltage, and miniaturized, high thermal-performance packaging.

The TPS7A16 family is designed for continuous or sporadic (power backup) battery-operated applications where ultralow quiescent current is critical to extending system battery life.

8.2 Typical Applications

8.2.1 TPS7A1601 Circuit as an Adjustable Regulator




Figure 14. TPS7A1601 Circuit as an Adjustable Regulator Schematic

8.2.1.1 Design Requirements

Table 2 lists the design parameters.

Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	5.5 V to 40 V
Output voltage	5 V
Output current rating	100 mA
Output capacitor range	2.2 μF to 100 μF
Delay capacitor range	100 pF to 100 nF

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Adjustable Voltage Operation

The TPS7A1601 has an output voltage range from 1.194 V to 20 V. The nominal output of the device is set by two external resistors, as shown in Figure 15:






Figure 15. Adjustable Operation

R₁ and R₂ can be calculated for any output voltage range using the formula shown in Equation 1:

$$R_1 = R_2 \left(\frac{V_{OUT}}{V_{REF}} - 1 \right) \tag{1}$$

8.2.1.2.1.1 Resistor Selection

TI recommends using resistors in the order of $M\Omega$ to keep the overall quiescent current of the system as low as possible (by making the current used by the resistor divider negligible compared to the device's quiescent current).

If greater voltage accuracy is required, consider the voltage offset contributions as a result of feedback current and use of 0.1% tolerance resistors.

Table 3 shows the resistor combination to achieve a few of the most common rails using commercially available 0.1% tolerance resistors to maximize nominal voltage accuracy, while abiding to the formula shown in Equation 1.

V _{OUT}	R ₁	R ₂	$V_{OUT}/(R_1 + R_2) \ll I_Q$	NOMINAL ACCURACY
1.194 V	0 Ω	∞	0 μΑ	±2%
1.8 V	1.18 ΜΩ	2.32 ΜΩ	514 nA	±(2% + 0.14%)
25 V	1.5 MΩ	1.37 ΜΩ	871 nA	±(2% + 0.16%)
3.3 V	2 ΜΩ	1.13 MΩ	1056 nA	±(2% + 0.35%)
5 V	3.4 ΜΩ	1.07 MΩ	1115 nA	±(2% + 0.39%)
10 V	7.87 MΩ	1.07 MΩ	1115 nA	±(2% + 0.42%)
12 V	14.3 ΜΩ	1.58 MΩ	755 nA	±(2% + 0.18%)
15 V	42.2 MΩ	3.65 MΩ	327 nA	±(2% + 0.19%)
18 V	16.2 MΩ	1.15 ΜΩ	1038 nA	±(2% + 0.26%)

Table 3. Selected Resistor Combinations

Close attention must be paid to board contamination when using high-value resistors; board contaminants may significantly impact voltage accuracy. If board cleaning measures cannot be ensured, consider using a fixed-voltage version of the TPS7A16 or using resistors in the order of hundreds or tens of $k\Omega$.

8.2.1.2.1.2 Capacitor Recommendations

Low equivalent series resistance (ESR) capacitors should be used for the input, output, and feed-forward capacitors. Ceramic capacitors with X7R and X5R dielectrics are preferred. These dielectrics offer more stable characteristics. Ceramic X7R capacitors offer improved overtemperature performance, while ceramic X5R capacitors are the most cost-effective and are available in higher values.

High ESR capacitors may degrade PSRR.



8.2.1.2.1.3 Input and Output Capacitor Requirements

The TPS7A16 family of ultralow power, high-voltage linear regulators achieves stability with a minimum input capacitance of 0.1 μ F and output capacitance of 2.2 μ F; however, TI recommends using 10- μ F ceramic capacitors to maximize AC performance.


8.2.1.2.1.4 Feed-Forward Capacitor

Although a feed-forward capacitor (C_{FF}) from OUT to FB is not needed to achieve stability, TI recommends using a 0.01- μ F feed-forward capacitor to maximize AC performance.

8.2.1.2.1.5 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude but increases the duration of the transient response.

8.2.1.3 Application Curves





8.2.2 Automotive Applications

The TPS7A16 family maximum input voltage of 60 V makes it ideal for use in automotive applications where high-voltage transients are present.

Events such as load-dump overvoltage (where the battery is disconnected while the alternator is providing current to a load) may cause voltage spikes from 25 V to 60 V. To prevent any damage to sensitive circuitry, local transient voltage suppressors can be used to cap voltage spikes to lower, more manageable voltages.

The TPS7A16 family can be used to simplify and lower costs in such cases. The TPS7A16 very high voltage range allows this regulator to not only withstand the voltages coming out of these local transient voltage suppressors, but even replace them, thus lowering system cost and complexity.




Figure 18. Low-Power Microcontroller Rail Sequencing in Automotive Applications Subjected to Load-Dump Transients

8.2.2.1 Design Requirements

Table 4 lists the design parameters.

Table 4. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	5.5 V to 60 V
Output voltage	5 V
Output current rating	100 mA
Output capacitor range	2.2 μF to 100 μF
Delay capacitor range	100 pF to 100 nF

8.2.2.2 Detailed Design Procedure

See Capacitor Recommendations and Input and Output Capacitor Requirements.

8.2.2.2.1 Device Recommendations

The output is 5 V, so choose either the fixed output version TPS7A1650 or the adjustable output version TPS7A1601, and set the resistor divider appropriately. See *Resistor Selection* for more details.

8.2.2.3 Application Curves

See Figure 16 and Figure 17.



8.2.3 Multicell Battery Packs

Currently, battery packs can employ up to a dozen cells in series that, when fully charged, may have voltages of up to 55 V. Internal circuitry in these battery packs is used to prevent overcurrent and overvoltage conditions that may degrade battery life or even pose a safety risk; this internal circuitry is often managed by a low-power microcontroller, such as TI's MSP430.

The microcontroller continuously monitors the battery itself, whether the battery is in use or not. Although this microcontroller could be powered by an intermediate voltage taken from the multicell array, this approach unbalances the battery pack itself, degrading its life or adding cost to implement more complex cell balancing topologies.

The best approach to power this microcontroller is to regulate down the voltage from the entire array to discharge every cell equally and prevent any balancing issues. This approach reduces system complexity and cost.

TPS7A16 is the ideal regulator for this application because it can handle very high voltages (from the entire multicell array) and has very low quiescent current (to maximize battery life).




Figure 19. Protection Based on Low-Power Microcontroller Power from Multicell Battery Packs

8.2.3.1 Design Requirements

Table 5 lists the design parameters.

Table 5. Device Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	5.5 V to 55 V
Output voltage	5 V
Output current rating	100 mA
Output capacitor range	2.2 μF to 100 μF
Delay capacitor range	100 pF to 100 nF

8.2.3.2 Detailed Design Procedure

See Device Recommendations, Capacitor Recommendations, and Input and Output Capacitor Requirements.

8.2.3.3 Application Curves

See Figure 16 and Figure 17.



8.2.4 Battery-Operated Power Tools

High voltage multicell battery packs support high-power applications, such as power tools, with high current drain when in use, highly intermittent use cycles, and physical separation between battery and motor.

In these applications, a microcontroller or microprocessor controls the motor. This microcontroller must be powered with a low-voltage rail coming from the high-voltage, multicell battery pack; as mentioned previously, powering this microcontroller or microprocessor from an intermediate voltage from the multicell array causes battery-pack life degradation or added system complexity because of cell balancing issues. In addition, this microcontroller or microprocessor must be protected from the high-voltage transients due to the motor inductance.

The TPS7A16 can be used to power the motor-controlled microcontroller or microprocessor; its low quiescent current maximizes battery shelf life and its very high-voltage capabilities simplify system complexity by replacing voltage suppression filters, thus lowering system cost.




Figure 20. Low Power Microcontroller Power From Multicell Battery Packs In Power Tools

8.2.4.1 Design Requirements

Table 6 lists the design parameters.

Table 6. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE				
Input voltage range	5.5 V to 60 V				
Output voltage	5 V				
Output current rating	100 mA				
Output capacitor range	2.2 μF to 100 μF				
Delay capacitor range	100 pF to 100 nF				

8.2.4.2 Detailed Design Procedure

See Device Recommendations, Capacitor Recommendations, and Input and Output Capacitor Requirements.

8.2.4.3 Application Curves

See Figure 16 and Figure 17.



9 Power Supply Recommendations

The device is designed to operate from an input voltage supply with a range between 3 V and 60 V. This input supply must be well regulated. The TPS7A16 family of ultralow-power, high-voltage linear regulators achieve stability with a minimum input capacitance of 0.1 μ F and output capacitance of 2.2 μ F; however, TI recommends using 10- μ F ceramic capacitors to maximize ac performance.

10 Layout

10.1 Layout Guidelines

To improve AC performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for IN and OUT, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should connect directly to the GND pin of the device.

Equivalent series inductance (ESL) and ESR must be minimized in order to maximize performance and ensure stability. Every capacitor must be placed as close as possible to the device and on the same side of the PCB as the regulator itself.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because they may impact system performance negatively and even cause instability.

If possible, and to ensure the maximum performance denoted in this product data sheet, use the same layout pattern used for TPS7A16 evaluation board, available at www.ti.com.

10.1.1 Additional Layout Considerations

The high impedance of the FB pin makes the regulator sensitive to parasitic capacitances that may couple undesirable signals from near-by components (specially from logic and digital ICs, such as microcontrollers and microprocessors); these capacitively-coupled signals may produce undesirable output voltage transients. In these cases, TI recommends using a fixed-voltage version of the TPS7A16, or isolate the FB node by flooding the local PCB area with ground-plane copper to minimize any undesirable signal coupling.

10.2 Layout Example


Layout is a critical part of good power-supply design. There are several signal paths that conduct fast-changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power-supply performance. To help eliminate these problems, the IN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with a X5R or X7R dielectric.

It may be possible to obtain acceptable performance with alternative PCB layouts; however, the layout and the schematic have been shown to produce good results and are meant as a guideline.

Figure 21 shows the schematic for the suggested layout. Figure 22 and Figure 23 show the top and bottom printed-circuit-board (PCB) layers for the suggested layout.



Layout Example (continued)



C_{NR}, R₁, and R₂ are 0402 packages

O Denotes a via to a connection made on another layer

Figure 21. Schematic for Suggested Layout




Figure 22. Suggested Layout: Top Layer



Layout Example (continued)




Figure 23. Suggested Layout: Bottom Layer

10.3 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current times the voltage drop across the output pass element, as shown in Equation 2:

$$P_{D} = (V_{IN} - V_{OUT}) I_{OUT}$$
 (2)

10.4 Thermal Considerations

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat spreading area. For reliable operation, junction temperature should be limited to a maximum of +125°C at the worst case ambient temperature for a given application. To estimate the margin of safety in a complete design (including the copper heat-spreading area), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +45°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A16 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS7A16 into thermal shutdown degrades device reliability.



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

- Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator, SBVA042
- Using New Thermal Metrics, SBVA025

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

17-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS7A1601DGNR	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PTYQ
TPS7A1601DGNR.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PTYQ
TPS7A1601DGNRG4	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PTYQ
TPS7A1601DGNRG4.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PTYQ
TPS7A1601DGNT	Active	Production	HVSSOP (DGN) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PTYQ
TPS7A1601DGNT.A	Active	Production	HVSSOP (DGN) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PTYQ
TPS7A1601DRBR	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PA5M
TPS7A1601DRBR.A	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PA5M
TPS7A1601DRBT	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PA5M
TPS7A1601DRBT.A	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PA5M
TPS7A1601DRBTG4	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PA5M
TPS7A1601DRBTG4.A	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PA5M
TPS7A1633DGNR	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ
TPS7A1633DGNR.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ
TPS7A1633DGNT	Active	Production	HVSSOP (DGN) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ
TPS7A1633DGNT.A	Active	Production	HVSSOP (DGN) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ
TPS7A1633DGNTG4	Active	Production	HVSSOP (DGN) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ
TPS7A1633DGNTG4.A	Active	Production	HVSSOP (DGN) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ
TPS7A1633DRBR	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ
TPS7A1633DRBR.A	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ
TPS7A1633DRBRG4	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ
TPS7A1633DRBRG4.A	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ
TPS7A1633DRBT	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ
TPS7A1633DRBT.A	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPNQ
TPS7A1650DGNR	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPOQ
TPS7A1650DGNR.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPOQ
TPS7A1650DGNRG4	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPOQ
TPS7A1650DGNRG4.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPOQ
TPS7A1650DGNT	Active	Production	HVSSOP (DGN) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPOQ

17-Jun-2025

www.ti.com

									,
Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	(3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TPS7A1650DGNT.A	Active	Production	HVSSOP (DGN) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPOQ
TPS7A1650DRBR	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPOQ
TPS7A1650DRBR.A	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPOQ
TPS7A1650DRBT	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPOQ
TPS7A1650DRBT.A	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PPOQ

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS7A16:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

• Automotive : TPS7A16-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 18-Jun-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO PI BO Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A1601DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1601DGNRG4	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1601DGNT	HVSSOP	DGN	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1601DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS7A1601DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS7A1601DRBTG4	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS7A1633DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1633DGNT	HVSSOP	DGN	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1633DGNTG4	HVSSOP	DGN	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1633DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS7A1633DRBRG4	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS7A1633DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS7A1650DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1650DGNRG4	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1650DGNT	HVSSOP	DGN	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS7A1650DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2



PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ĺ	TPS7A1650DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2



www.ti.com 18-Jun-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A1601DGNR	HVSSOP	DGN	8	2500	367.0	367.0	38.0
TPS7A1601DGNRG4	HVSSOP	DGN	8	2500	367.0	367.0	38.0
TPS7A1601DGNT	HVSSOP	DGN	8	250	213.0	191.0	35.0
TPS7A1601DRBR	SON	DRB	8	3000	367.0	367.0	38.0
TPS7A1601DRBT	SON	DRB	8	250	213.0	191.0	35.0
TPS7A1601DRBTG4	SON	DRB	8	250	213.0	191.0	35.0
TPS7A1633DGNR	HVSSOP	DGN	8	2500	367.0	367.0	38.0
TPS7A1633DGNT	HVSSOP	DGN	8	250	213.0	191.0	35.0
TPS7A1633DGNTG4	HVSSOP	DGN	8	250	213.0	191.0	35.0
TPS7A1633DRBR	SON	DRB	8	3000	367.0	367.0	38.0
TPS7A1633DRBRG4	SON	DRB	8	3000	367.0	367.0	38.0
TPS7A1633DRBT	SON	DRB	8	250	213.0	191.0	35.0
TPS7A1650DGNR	HVSSOP	DGN	8	2500	367.0	367.0	38.0
TPS7A1650DGNRG4	HVSSOP	DGN	8	2500	367.0	367.0	38.0
TPS7A1650DGNT	HVSSOP	DGN	8	250	213.0	191.0	35.0
TPS7A1650DRBR	SON	DRB	8	3000	367.0	367.0	38.0
TPS7A1650DRBT	SON	DRB	8	250	213.0	191.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L





PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated