

Sample &

Buy







TPS7A33

SBVS169D - DECEMBER 2011 - REVISED APRIL 2015

TPS7A33 –36-V, 1-A, Ultralow-Noise Negative Voltage Regulator

Technical

Documents

Features

- Input Voltage Range: -3 V to -36 V
- Noise:
 - 16 µV_{RMS} (10 Hz to 100 kHz)
- Power-Supply Ripple Rejection:
 - 72 dB (10 kHz)
- Adjustable Output: -1.18 V to -33 V
- Maximum Output Current: 1 A
- Stable With Ceramic Capacitors \geq 10 μ F
- Built-In Current-Limit and Thermal Shutdown Protection
- Available in an External Heatsink-Capable, High Thermal Performance TO-220 Package
- **Operating Temperature Range:** -40°C to 125°C

2 Applications

- Supply Rails for Operational Amplifiers, DACs, ADCs, and Other High-Precision Analog Circuitry
- Audio
- Post DC-DC Converter Regulation and Ripple Filtering
- **Test and Measurement**
- Medical
- Industrial Instrumentation
- Base Stations and Telecom Infrastructure
- 12-V and 24-V Industrial Buses

3 Description

The TPS7A33 series of linear regulators are negative voltage (-36 V), ultralow-noise (16-µV_{RMS}, 72-dB PSRR) linear regulators capable of sourcing a maximum load of 1 A.

The TPS7A33 series include a complementary metal oxide semiconductor (CMOS) logic-level-compatible enable pin (EN) to allow for user-customizable power management schemes. Other features available include built-in current limit and thermal shutdown features to protect the device and system during fault conditions.

The TPS7A33 family is designed using bipolar technology primarily for high-accuracy, high-precision instrumentation applications, where clean voltage rails are critical to maximize system performance. This feature makes it ideal to power operational amplifiers, analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and other highperformance analog circuitry.

In addition, the TPS7A33 family of linear regulators is suitable for post DC-DC converter regulation. By filtering out the output voltage ripple inherent to DCconversion, DC switching maximum system performance is ensured in sensitive instrumentation, medical, test and measurement, audio, and RF applications.

For applications where positive and negative highperformance rails are required, consider the TPS7A4700 positive high-voltage, ultralow-noise, lowdropout linear regulator as well.

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | | |
|-------------|------------|--------------------|--|--|--|
| TPS7A33 | TO-220 (7) | 10.17 mm × 8.38 mm | | | |
| 125/433 | VQFN (20) | 5.00 mm × 5.00 mm | | | |

Device Information⁽¹⁾

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic




Table of Contents

| 1 | Feat | tures 1 |
|---|------|-----------------------------------|
| 2 | Арр | lications1 |
| 3 | Des | cription 1 |
| 4 | Rev | ision History 2 |
| 5 | Pin | Configuration and Functions 4 |
| 6 | Spe | cifications5 |
| | 6.1 | Absolute Maximum Ratings5 |
| | 6.2 | ESD Ratings 5 |
| | 6.3 | Recommended Operating Conditions5 |
| | 6.4 | Thermal Information 5 |
| | 6.5 | Electrical Characteristics 6 |
| | 6.6 | Typical Characteristics 7 |
| 7 | Deta | ailed Description 12 |
| | 7.1 | Overview 12 |
| | 7.2 | Functional Block Diagram 12 |
| | 7.3 | Feature Description 12 |
| | 7.4 | Device Functional Modes 14 |
| | | |

| 8 | Арр | lication and Implementation | . 15 |
|----|------|---|------|
| | 8.1 | Application Information | . 15 |
| | 8.2 | Typical Application | . 18 |
| | 8.3 | Do's and Don'ts | . 20 |
| 9 | Pow | er Supply Recommendations | . 21 |
| 10 | Lay | out | . 21 |
| | 10.1 | Layout Guidelines | . 21 |
| | 10.2 | Layout Example | . 21 |
| | 10.3 | Thermal Performance and Heat Sink Selection | 24 |
| | 10.4 | Package Mounting | . 25 |
| 11 | Dev | ice and Documentation Support | . 25 |
| | 11.1 | Device Support | 25 |
| | 11.2 | Documentation Support | 25 |
| | 11.3 | Trademarks | . 25 |
| | 11.4 | Electrostatic Discharge Caution | 25 |
| | 11.5 | Glossary | . 25 |
| 12 | | hanical, Packaging, and Orderable | |
| | Info | rmation | . 26 |
| | | | |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (February 2013) to Revision D

| Changed title for Figure 41 Changed title for Figure 42 | |
|---|--|
| Changed title for Figure 41 | . 23 |
| | 00 |
| Added footnote (1) to Figure 32 | . 18 |
| Changed noise reduction capacitor value from 1 µF to 10 nF in second paragraph of Output Noise section. | 17 |
| Revised last paragraph of Power-Supply Rejection section | . 17 |
| Changed noise reduction capacitor value from 1 µF to 10 nF in first paragraph of Power-Supply Rejection section | 17 |
| Changed last sentence of Capacitor Recommendations section | . 16 |
| Changed Equation 2 for clarity | . 15 |
| Changed first paragraph of Adjustable Operation section stating the device output voltage range | 15 |
| Revised Functional Block Diagram | . 12 |
| Deleted Parametric Measurement Information section | |
| Changed C _{SS} value from 1 μ F to 10 nF in Figure 27 | . 10 |
| Corrected condition values and trace indicators for Figure 26 | . 10 |
| Corrected condition values and trace indicators for Figure 25 | . 10 |
| Corrected condition values for Figure 24 | |
| | |
| | |
| | |
| | |
| Changed <i>Pin Configuration and Functions</i> section; updated table format and deleted footnote about RGW product- preview status | |
| Changed front-page figures and deleted note stating that RGW package was product preview | 1 |
| Corrected title of data sheet to show accurate maximum output current; changed "-1 A" to "1-A" | 1 |
| Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section | 1 |
| | section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section Corrected title of data sheet to show accurate maximum output current; changed "–1 A" to "1-A" Changed front-page figures and deleted note stating that RGW package was product preview. Changed <i>Pin Configuration and Functions</i> section; updated table format and deleted footnote about RGW product- preview status. Deleted footnote from Pin Functions table indicating RGW product-preview status. Deleted footnote (2) from <i>Absolute Maximum Ratings</i> table. Deleted note from <i>Thermal Information</i> table stating that RGW package was product preview Corrected condition values for Figure 23. Corrected condition values for Figure 24. Corrected condition values and trace indicators for Figure 25. Corrected condition values and trace indicators for Figure 26. Changed C _{SS} value from 1 μF to 10 nF in Figure 27. Deleted <i>Parametric Measurement Information</i> section Revised <i>Functional Block Diagram</i> . Changed first paragraph of <i>Adjustable Operation</i> section stating the device output voltage range Changed Layation 2 for clarity Changed last sentence of <i>Capacitor Recommendations</i> section Revised last paragraph of <i>Power-Supply Rejection</i> section Changed noise reduction capacitor value from 1 μF to 10 nF in first paragraph of <i>Output Noise</i> section. Changed noise reduction capacitor value from 1 μF to 10 nF in first paragraph of <i>Output Noise</i> section. Changed noise reduction capacitor value from 1 μF to 10 nF in first paragraph of <i>Output Noise</i> section. Added footnote (1) to Figure 32 |



www.ti.com

Page

2 Submit Documentation Feedback



Page

Page

Page

www.ti.com

Revision History (continued)

Changes from Revision B (March 2012) to Revision C

Changes from Revision A (December 2011) to Revision B

| • | Changed product status from Production Data to Mixed Status | . 1 |
|---|---|-----|
| • | Added RGW pinout drawing | 1 |
| • | Added RGW pinout drawing to Pin Configuration and Functions section | . 4 |
| • | Added RGW and footnote 1 to Pin Functions table | 4 |
| • | Added RGW column to Thermal Information table | 5 |


Changes from Original (December 2011) to Revision A


| • | Changed product status from Product Preview to Production Data | 1 |
|---|--|---|
|---|--|---|

TEXAS INSTRUMENTS

www.ti.com

5 Pin Configuration and Functions





Pin Functions

| | PIN | | I/O | DESCRIPTION | |
|----------------|--------|-------------------------|-----|--|--|
| NAME | TO-220 | VQFN | 1/0 | DESCRIPTION | |
| EN | 1 | 13 | Ι | This pin turns the regulator on or off. If $V_{EN} \ge V_{EN(+HI)}$ or $V_{EN} \le V_{EN(-HI)}$, the regulator is enabled. If $V_{EN(+LO)} \ge V_{EN} \ge V_{EN(-LO)}$, the regulator is disabled. The EN pin can be connected to IN, if not used. $ V_{EN} \le V_{IN} $. | |
| FB | 7 | 3 | Ι | s pin is the input to the control-loop error amplifier. It is used to set the output voltage of the ice. TI recommends connecting a 10-nF capacitor from FB to OUT (as close to the device as sible) to maximize AC performance. | |
| GND | 4 | 7 | | Ground | |
| IN | 3 | 15, 16 | I | Input supply. A capacitor greater than or equal to 10 nF must be tied from this pin to ground to assure stability. It is recommended to connect a $10-\mu$ F capacitor from IN to GND (as close to the device as possible) to reduce circuit sensitivity to printed-circuit-board (PCB) layout, especially when long input traces or high source impedances are encountered. | |
| NC | 5 | 2, 4-6, 8- 12, 17-19 | — | This pin can be left open or tied to any voltage between GND and IN. | |
| NR/SS | 2 | 14 | _ | Noise reduction pin. A capacitor connected from this pin to GND controls the soft-start function and allows RMS noise to be reduced to very low levels. TI recommends connecting a $1-\mu$ F capacitor from NR/SS to GND (as close to the device as possible) to filter the noise generated by the internal bandgap and maximize ac performance. | |
| OUT | 6 | 1, 20 | 0 | Regulator output. A capacitor greater than or equal to 10 μ F must be tied from this pin to ground to assure stability. TI recommends connecting a 47- μ F ceramic capacitor from OUT to GND (as close to the device as possible) to maximize ac performance. | |
| Thermal Pad | Tab | _ | _ | Connect the thermal pad to a large-area ground plane. The thermal pad is internally connected to GND. An external heatsink can be installed to provide additional thermal performance. | |



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

| | | MIN | MAX | UNIT |
|---|--|----------|-----------|------|
| | IN pin to GND pin | -36 | 0.3 | |
| | OUT pin to GND pin | -33 | 0.3 | |
| Voltage Voltage UDT pin to IN pin FB pin to GND pin FB pin to IN pin EN pin to GND pin NR/SS pin to IN pin NR/SS pin to GND pin | OUT pin to IN pin | -0.3 | 36 | |
| | FB pin to GND pin | -2 | 0.3 | V |
| | FB pin to IN pin | -0.3 | 36 | |
| | EN pin to GND pin | -36 | 10 | |
| | NR/SS pin to IN pin | -0.3 | 36 | |
| | -2 | 0.3 | | |
| Current | Peak output | Internal | y limited | |
| - | Operating virtual junction, T _J | -40 | 150 | |
| Temperature | Storage temperature, T _{stg} | -65 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|---|--|-------|------|
| | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | ±1000 | N/ | |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | ±500 | v |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|-------------------------------|---|-----------------|-----|------------------|------|
| V _{IN} | Input supply voltage | -35 | | -3 | V |
| V _{EN} | Enable supply voltage | V _{IN} | | 10 | V |
| V _{OUT} | Output voltage | -33.2 | | V _{REF} | V |
| I _{OUT} | Output current | 0 | | 1 | А |
| R ₂ ⁽¹⁾ | R ₂ is the lower feedback resistor | | | 240 | kΩ |
| CIN | Input capacitor | 10 | 47 | | μF |
| C _{OUT} | Output capacitor | 10 | 47 | | μF |
| C _{NR} | Noise reduction capacitor | | 1 | | μF |
| C _{FF} | Feed-forward capacitor | | 10 | | nF |
| TJ | Operating junction temperature | -40 | | 125 | °C |

(1) This condition helps ensure stability at no load.

6.4 Thermal Information

| | | TPS | | |
|-----------------------|--|-------------|------------|------|
| | THERMAL METRIC ⁽¹⁾ | KC (TO-220) | RGW (VQFN) | UNIT |
| | | 7 PINS | 20 PINS | |
| R_{\thetaJA} | Junction-to-ambient thermal resistance | 31.2 | 33.7 | |
| R _{0JC(top)} | Junction-to-case(top) thermal resistance | 40 | 30.4 | |
| $R_{	extsf{	heta}JB}$ | Junction-to-board thermal resistance | 17.4 | 12.5 | °C/W |
| ΨJT | Junction-to-top characterization parameter | 6.4 | 0.4 | C/VV |
| Ψ_{JB} | Junction-to-board characterization parameter | 17.2 | 12.5 | |
| R _{0JC(bot)} | Junction-to-case(bottom) thermal resistance | 0.8 | 2.4 | |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

TPS7A33

SBVS169D - DECEMBER 2011 - REVISED APRIL 2015

EXAS

TPS7A33

SBVS169D - DECEMBER 2011 - REVISED APRIL 2015

www.ti.com

6.5 Electrical Characteristics

At -40°C \leq T_J \leq 125°C, $|V_{IN}| = |V_{OUT(nom)}| + 1$ V or $|V_{IN}| = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 1$ mA, $C_{IN} = 10$ µF, $C_{OUT} = 10$ µF, $C_{NR/SS} = 0$ nF, and FB tied to OUT, unless otherwise noted.⁽¹⁾

| -35 -1.192 -33.2 -1.5 -2.5 | -1.175 -2 ±1 | -3 -1.157 V _{REF} 1.5 | V V V %V _{OUT} |
|--|----------------------|---|--|
| -33.2 -1.5 | -2 ±1 | V _{REF} | V V |
| -1.5 | ±1 | | V |
| -1.5 | | | • |
| | | | %V _{OUT} |
| -2.5 | | | |
| -2.5 | | | %V _{OUT} |
| | | 2.5 | ⁄⁰ VOUT |
| | 0.14 | | %V _{OUT} |
| | 0.4 | | %V _{OUT} |
| | 290 | | mV |
| | 325 | 25 800 | |
| | 1900 | | mA |
| | 210 | 350 | μA |
| | 5 | | mA |
| | 1 | 3 | |
| | 1 | 3 | μA |
| | 14 | 100 | nA |
| | 0.48 | 1 | |
| | 0.51 | 1 | μA |
| | 0.5 | 1 | |
| 2 | | 10 | V |
| 0 | | 0.4 | V |
| V _{IN} | | -2 | V |
| -0.4 | | 0 | V |
| | 16 | | μV_{RMS} |
| | 72 | | dB |
| | 170 | | °C |
| | 150 | | °C |
| | | | 0 |
| | 0 V _{IN} | 210 5 1 1 14 0.48 0.51 0.5 2 0 V _{IN} -0.4 16 72 170 | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ |

(1)


At operating conditions, $V_{IN} \le 0 V$, $V_{OUT(nom)} \le V_{REF} \le 0 V$. At regulation, $V_{IN} \le V_{OUT(nom)} - |V_{DO}|$. $I_{OUT} > 0$ flows from OUT to IN. To ensure stability at no load conditions, a current from the feedback resistive network equal to or greater than 5 μ A is required. (2) (3) (4)

 I_{FB} > 0 flows into the device. C_{FF} refers to a feed-forward capacitor connected between the FB and OUT pins.



6.6 Typical Characteristics


At -40°C $\leq T_J \leq 125$ °C, $|V_{IN}| = |V_{OUT(nom)}| + 1$ V or $|V_{IN}| = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 1$ mA, $C_{IN} = 22 \ \mu$ F, $C_{OUT} = 22 \ \mu$ F, $C_{NR/SS} = 0$ nF, and the FB pin tied to OUT, unless otherwise noted.





Typical Characteristics (continued)


At -40°C \leq T_J \leq 125°C, |V_{IN}| = |V_{OUT(nom)}| + 1 V or |V_{IN}| = 3 V (whichever is greater), V_{EN} = V_{IN}, I_{OUT} = 1 mA, C_{IN} = 22 µF, C_{OUT} = 22 µF, C_{NR/SS} = 0 nF, and the FB pin tied to OUT, unless otherwise noted.





Typical Characteristics (continued)

At $-40^{\circ}C \le T_{J} \le 125^{\circ}C$, $|V_{IN}| = |V_{OUT(nom)}| + 1 \text{ V or } |V_{IN}| = 3 \text{ V}$ (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 1 \text{ mA}$, $C_{IN} = 22 \mu\text{F}$, $C_{OUT} = 22 \mu\text{F}$, $C_{NR/SS} = 0 \text{ nF}$, and the FB pin tied to OUT, unless otherwise noted.






TPS7A33 SBVS169D – DECEMBER 2011 – REVISED APRIL 2015

www.ti.com

Typical Characteristics (continued)


At -40°C \leq T_J \leq 125°C, |V_{IN}| = |V_{OUT(nom)}| + 1 V or |V_{IN}| = 3 V (whichever is greater), V_{EN} = V_{IN}, I_{OUT} = 1 mA, C_{IN} = 22 µF, C_{OUT} = 22 µF, C_{NR/SS} = 0 nF, and the FB pin tied to OUT, unless otherwise noted.





Typical Characteristics (continued)

At -40°C $\leq T_J \leq 125$ °C, $|V_{IN}| = |V_{OUT(nom)}| + 1$ V or $|V_{IN}| = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 1$ mA, $C_{IN} = 22 \ \mu$ F, $C_{OUT} = 22 \ \mu$ F, $C_{NR/SS} = 0$ nF, and the FB pin tied to OUT, unless otherwise noted.






7 Detailed Description

7.1 Overview

The TPS7A33 belongs to a family of new-generation linear regulators that use an innovative bipolar process to achieve ultralow-noise and very high PSRR levels at a wide input voltage and current range. These features, combined with the external heatsink-capable, high thermal performance TO-220 package, make this device ideal for high-performance analog applications.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Internal Current Limit

The fixed internal current limit of the TPS7A33xx family helps protect the regulator during fault conditions. The maximum amount of current the device can source is the current limit (1.9 A, typical), and it is largely independent of output voltage. For reliable operation, do not operate the device in current limit for extended periods of time.



Feature Description (continued)

7.3.2 Enable Pin Operation

The TPS7A33 provides a dual-polarity enable pin (EN) that turns on the regulator when $|V_{EN}| > 2$ V, whether the voltage is positive or negative, as shown in Figure 28.

This functionality allows for different system power management topologies; for example:

- Connecting the EN pin directly to a negative voltage, such as V_{IN}, or
- Connecting the EN pin directly to a positive voltage, such as the output of digital logic circuitry.




Figure 28. Enable Pin Positive and Negative Threshold

7.3.3 Programmable Soft-Start

The NR capacitor also acts as a soft-start capacitor to slow down the rise time of the output. The output rise time, when using an NR capacitor, is governed by Equation 1.

 t_{SS} (ms) = 1.2 × C_{NR} (nF)

(1)

In Equation 1, t_{SS} is the soft-start time in milliseconds, and $C_{NR/SS}$ is the capacitance at the NR pin in nanofarads. Figure 29 shows the start-up voltage waveforms versus $C_{NR/SS}$.




Figure 29. Start-Up vs C_{NR/SS}

7.3.4 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 170°C, allowing the device to cool. When the junction temperature cools to approximately 150°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Copyright © 2011–2015, Texas Instruments Incorporated



Feature Description (continued)

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to a maximum of 125°C. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A33 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS7A33 into thermal shutdown degrades device reliability.

7.4 Device Functional Modes

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage has previously exceeded the UVLO rising voltage and has not decreased below the UVLO falling threshold.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- $|V_{EN}| > |V_{(HI)}|$
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.

7.4.2 Dropout Operation

If the input voltage magnitude is lower than the nominal output voltage magnitude plus the specified dropout voltage magnitude, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage magnitude is the same as the input voltage magnitude minus the dropout voltage magnitude. The transient performance of the device is significantly degraded because the pass device (as a bipolar junction transistor, or BJT) is in saturation and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

7.4.3 Disabled

The device is disabled under the following conditions:

- $|V_{EN}| < |V_{(HI)}|$
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 shows the conditions that lead to the different modes of operation.

| OPERATING MODE | PARAMETER | | | | | | | |
|---|---|-------------------------|------------------------------------|------------------------|--|--|--|--|
| OPERATING MODE | V _{IN} | V _{EN} | I _{OUT} | TJ | | | | |
| Normal mode | $ V_{IN} > \{ V_{OUT(nom)} + V_{DO} , V_{IN(min)} \}$ | $ V_{EN} > V_{(HI)} $ | l _{OUT} < I _{CL} | T _J < 125°C | | | | |
| Dropout mode | $ V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO} $ | $ V_{EN} > V_{(HI)} $ | _ | T _J < 125°C | | | | |
| Disabled mode (any true condition disables the device) | _ | $ V_{EN} < V_{(HI)} $ | _ | T _J > 165°C | | | | |

| Table 1. Device Functional M | Iode Comparison |
|------------------------------|-----------------|
|------------------------------|-----------------|



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Adjustable Operation

The TPS7A3301 has an output voltage range of $-V_{REF}$ to -33 V. The nominal output voltage of the device is set by two external resistors, as shown in Figure 32.

 R_1 and R_2 can be calculated for any output voltage range using Equation 2. To ensure stability under no-load conditions at $V_{OUT} > V_{REF}$, this resistive network must provide a current equal to or greater than 5 μ A.

$$R_{1} = R_{2} \left(\frac{V_{OUT}}{V_{REF}} - 1 \right), \text{ where } \frac{|V_{REF(max)}|}{R_{2}} > 5 \ \mu A \tag{2}$$

If greater voltage accuracy is required, consider the output voltage offset contributions because of the feedback pin current and use 0.1%-tolerance resistors.

Table 2 shows the resistor combinations to achieve a few of the most common rails using commercially available, 0.1%-tolerance resistors to maximize nominal voltage accuracy while adhering to the formula shown in Equation 2.

| | | | _ | |
|----------------------|----------------|---------------------|--|------------------|
| V _{OUT} (V) | R ₁ | R ₂ (kΩ) | V _{OUT} /(R ₁ +R ₂) (μΑ) | NOMINAL ACCURACY |
| -1.171 | 0 Ω | × | 0 | ±1.5% |
| -1.8 | 76.8 kΩ | 143 | 8.18 | ±(1.5% + 0.08%) |
| -3.3 | 200 kΩ | 110 | 10.64 | ±(1.5% + 0.13%) |
| -5 | 332 kΩ | 102 | 11.48 | ±(1.5% + 0.5%) |
| -10 | 1.62 MΩ | 215 | 5.44 | ±(1.5% + 0.23%) |
| -12 | 1.5 MΩ | 162 | 7.22 | ±(1.5% + 0.29%) |
| -15 | 1.24 MΩ | 105 | 11.15 | ±(1.5% + 0.18%) |
| -18 | 3.09 MΩ | 215 | 5.44 | ±(1.5% + 0.19%) |
| -24 | 1.15 MΩ | 59 | 19.84 | ±(1.5% + 0.21%) |

Table 2. Suggested Resistors For Common Voltage Rails



8.1.2 Capacitor Recommendations

Low equivalent series resistance (ESR) capacitors should be used for the input, output, noise reduction, and bypass capacitors. Ceramic capacitors with X7R and X5R dielectrics are preferred. These dielectrics offer more stable characteristics. Ceramic X7R capacitors offer improved overtemperature performance, while ceramic X5R capacitors are the most cost-effective and are available in higher values.

NOTE

High-ESR capacitors may degrade PSRR and affect stability.

8.1.3 Input and Output Capacitor Requirements

The TPS7A33 family of negative, high-voltage linear regulators achieve stability with a minimum input and output capacitance of 10 μ F; however, TI highly recommends using a 47- μ F capacitor to maximize AC performance.

8.1.4 Noise Reduction and Feed-Forward Capacitor Requirements

Although the noise-reduction ($C_{NR/SS}$) and feed-forward (C_{FF}) capacitors are not needed to achieve stability, TI highly recommends using a 10-nF feed-forward capacitor and a 1-µF noise-reduction capacitor to minimize noise and maximize AC performance.

The feed-forward capacitor can also provide a soft-start effect, as detailed in the application note, *Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator*, SBVA042 (available for download from the TI website). Figure 30 shows device start-up with no $C_{NR/SS}$, $C_{FF} = 10 \text{ nF}$, $V_{IN} = -16 \text{ V}$, and $V_{OUT} = -15 \text{ V}$.




Figure 30. Start-up With a Feed-Forward Capacitor

8.1.5 Post DC-DC Converter Filtering

Most of the time, the voltage rails available in a system do not match the voltage specifications demanded by one or more of its circuits; these rails must be stepped up or down, depending on specific voltage requirements.

DC-DC converters are the preferred solution to stepping up or down a voltage rail when current consumption is not negligible. These devices offer high efficiency with minimum heat generation, but they have one primary disadvantage: they introduce a high-frequency component, and the associated harmonics, on top of the DC output signal.

If not filtered properly, this high-frequency component degrades analog circuitry performance, and reduces overall system accuracy and precision.

The TPS7A33 offers a wide-bandwidth, very-high power-supply rejection ratio (PSRR). This specification makes it ideal for post DC-DC converter filtering, as shown in Figure 31. TI highly recommends using the maximum performance schematic shown in Figure 32. Also, verify that the fundamental frequency (and its first harmonic, if possible) is within the bandwidth of the regulator PSRR, shown in Figure 16.






Figure 31. Post DC-DC Converter Regulation to High-Performance Analog Circuitry

8.1.6 Audio Applications

Audio applications are extremely sensitive to any distortion and noise in the audio band from 20 Hz to 20 kHz. This stringent requirement demands clean voltage rails to power critical high-performance audio systems.

The very high power-supply rejection ratio (> 60 dB) and low noise at the audio band of the TPS7A33 maximize performance for audio applications; see Figure 16.

8.1.7 Maximum AC Performance

To maximize noise and PSRR performance, TI recommends including 47- μ F or higher input and output capacitors, 100-nF noise-reduction capacitors, and 10-nF feed-forward capacitors, as shown in Figure 32. The solution shown delivers minimum noise levels of 16 μ V_{RMS} and power-supply rejection levels above 55 dB from 10 Hz to 1 MHz; see Figure 19.

8.1.8 Power-Supply Rejection

The 10-nF noise-reduction capacitor greatly improves TPS7A33 power-supply rejection, achieving up to 10 dB of additional power-supply rejection for frequencies between 140 Hz and 500 kHz.

Additionally, AC performance can be maximized by adding a 10-nF feed-forward capacitor (C_{FF}) from the FB pin to the OUT pin. This capacitor greatly improves power-supply rejection at lower frequencies, for the band from 100 Hz to 100 kHz; see Figure 15.

The high power-supply rejection of the TPS7A33 makes it a good choice for powering high-performance analog circuitry.

8.1.9 Output Noise

The TPS7A33 provides low output noise when a noise-reduction capacitor ($C_{NR/SS}$) is used.

The noise-reduction capacitor serves as a filter for the internal reference. By using a 10-nF noise reduction capacitor, the output noise is reduced by almost 80% (from 80 μ V_{RMS} to 17 μ V_{RMS}); see Figure 21.

The TPS7A33 low output voltage noise makes it an ideal solution for powering noise-sensitive circuitry.

8.1.10 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude, but increases duration of the transient response.


8.1.11 Power for Precision Analog

One of the primary TPS7A33 applications is to provide ultralow-noise voltage rails to high-performance analog circuitry in order to maximize system accuracy and precision.

The TPS7A33 family of negative, high-voltage linear regulators provides ultralow noise, positive and negative voltage rails to high-performance analog circuitry such as operational amplifiers, ADCs, DACs, and audio amplifiers.

Because of the ultralow noise levels at high voltages, analog circuitry with high-voltage input supplies can be used. This characteristic allows for high-performance analog solutions to optimize the voltage range, thus maximizing system accuracy.

8.2 Typical Application



A. Refer to application report Pros and Cons of Using a Feed-forward Capacitor with a Low-Dropout Regulator, SBVA042.

Figure 32. Adjustable Operation for Maximum AC Performance

8.2.1 Design Requirements

The design goals for this example are $V_{IN} = -16$ V, $V_{OUT} = -15$ V, and $I_{OUT} = 1$ A maximum. The design must optimize transient response, and the input supply comes from a supply on the same printed-circuit board (PCB).

8.2.2 Detailed Design Procedure

The design space consists of C_{IN}, C_{OUT}, C_{SS/NR}, R₁, R₂, and the circuit shown in Figure 32.

The first step when designing with a linear regulator is to examine the maximum load current along with the input and output voltage requirements to determine if the device thermal and dropout voltage requirements can be met. At 1 A, the input dropout voltage of the TPS7A33xx family is a maximum of 800 mV overtemperature; thus, the dropout headroom is sufficient for operation over both input and output voltage accuracy. Keep in mind that operating an LDO close to the dropout limit reduces AC performance, but has the benefit of reducing the power dissipation across the LDO.

The maximum power dissipated in the linear regulator is the maximum voltage drop across the pass element from the input to the output multiplied by the maximum load current. In this example, the maximum voltage drop across in the pass element is (-16 V) - (-15 V), giving us a $V_{DROP} = 1 \text{ V}$. The power dissipated in the pass element is calculated by taking this voltage drop multiplied by the maximum load current. For this example, the maximum power dissipated in the linear regulator is approximately 1 W, and does not include the power consumed by the V_{BIAS} rail.

Once the power dissipated in the linear regulator is known, the corresponding junction temperature rise can be calculated. To calculate the junction temperature rise above ambient, the power dissipated must be multiplied by the junction-to-ambient thermal resistance. For thermal resistance information, refer to *Thermal Information* and *Thermal Performance and Heat Sink Selection*. For this example, using the RGW package, the maximum junction temperature rise is calculated to be 17.2°C. The maximum junction temperature rise is calculated by adding junction temperature rise to the maximum ambient temperature, which is 85°C. In this example, then, the maximum junction temperature is 102.2°C. The maximum junction temperate must be less than 125°C for reliable operation. Additional ground planes, added thermal vias, and air flow all combine to lower the maximum junction temperature.

To ensure an accurate output voltage, R_1 and R_2 must also be found, and the current through these resistors must be greater than 5 μ A to ensure that the leakage into the device does not affect the accuracy. Using 1% resistors, and setting R_1 to 1 M Ω to minimize the current leakage while continuing to hold it above 5 μ A, then use Equation 3 to calculate the proper value for R_2 and the divider current.

Product Folder Links: TPS7A33

18




Typical Application (continued)

$$R2 = \frac{(R1 \bullet V_{REF})}{V_{O} - V_{REF}} = 85 \text{ k}\Omega \text{ and } I_{DIVIDER} = \frac{V_{O}}{R1 + R2} = 13.8 \text{ }\mu\text{A}$$
(3)

For C_{IN} , assume that the –16 V supply has some inductance, and is placed several inches away from the PCB. For this case, select a 10-µF ceramic input capacitor to ensure that the input inductance is negligible to the regulator control loop while also keeping the physical size and cost of the capacitor low because it is a standardvalue capacitor. C_{OUT} is set at 20 µF for AC performance, C_{FF} is set at 10 nF, and C_{NR} is set at 100 nF for optimal noise performance and to minimize the size of the external capacitor.


8.2.3 Application Curves

Figure 33 and Figure 34 show typical application performance for PSRR and spectral noise density, respectively, versus $C_{NR/SS}$ with C_{FF} .





Typical Application (continued)



8.3 Do's and Don'ts

Place at least one low ESR 10- μF capacitor as close as possible to both the IN and OUT terminals of the regulator to the GND pin.

Provide adequate thermal paths away from the device.

Do not place the input or output capacitor more than 10 mm away from the regulator.

Do not exceed the absolute maximum ratings.

Do not float the EN pin.

Do not resistively or inductively load the NR/SS pin.



9 Power Supply Recommendations

The input supply for the LDO must be within its recommended operating conditions, from -35 V to -3 V. The input voltage must provide adequate headroom for the device to have a regulated output. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

10 Layout

Layout is a critical part of good power-supply design. Several signal paths that conduct fast-changing currents or voltages can interact with stray inductance or parasitic capacitance to generate noise or degrade the power-supply performance. To help eliminate these problems, the IN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with a X5R or X7R dielectric.

10.1 Layout Guidelines

10.1.1 Improve PSRR and Noise Performance

To improve AC performance such as PSRR, output noise, and transient response, TI recommends designing the board with separate planes for IN, OUT, and GND. The IN and OUT planes should be isolated from each other by a GND plane section. In addition, the ground connection for the output capacitor should connect directly to the GND pin of the device.

Equivalent series inductance (ESL) and equivalent series resistance (ESR) must be minimized in order to maximize performance and ensure stability. Every capacitor (C_{IN} , C_{OUT} , $C_{NR/SS}$, C_{FF}) must be placed as close as possible to the device and on the same side of the PCB as the regulator itself.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because they may impact system performance negatively and even cause instability.

10.2 Layout Example


It may be possible to obtain acceptable performance with alternative PCB layouts; however, the layout shown in Figure 41 and the schematic shown in Figure 42 have been shown to produce good results and are meant as a guideline.

SBVS169D – DECEMBER 2011 – REVISED APRIL 2015

TPS7A33



www.ti.com



Scale is 8:1 This figure shows a 1x1 layout; expand to 3x3 or at least 2x2.

Figure 40. TPS7A33 5-mm × 5-mm QFN-20 Layout Guideline






Figure 41. TPS7A33 TO-220 EVM PCB Layout Example: Top Layer






Figure 42. TPS7A33 TO-220 EVM PCB Layout Example: Bottom Layer





10.3 Thermal Performance and Heat Sink Selection

The primary TPS7A33 application is to provide ultralow-noise voltage rails to high-performance analog circuitry in order to maximize system accuracy and precision. The high-current and high-voltage characteristics of this regulator means that, often enough, high power (heat) is dissipated from the device itself. This heat, if dissipated into the PCB (as is the case with SMT packages), creates a temperature gradient in the surrounding area that causes nearby components to react to this temperature change (drift). In high-performance systems, such drift may degrade overall system accuracy and precision.

Compared to surface-mount packages, the TO-220 (KC) package allows for an external heat sink to be used to maximize thermal performance and keep heat from dissipating into the PCB.

The heat generated by the device is a result of the power dissipation, which depends on input voltage and load conditions. Power dissipation (P_D) can be approximated by calculating the product of the output current times the voltage drop across the output pass element, as shown in Equation 4:

$$\mathsf{P}_{\mathsf{D}} = (\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) \mathsf{I}_{\mathsf{OUT}}$$

(4)

Heat flows from the device to the ambient air through many paths, each of which represents resistance to the heat flow; this effect is called thermal resistance.

The total thermal resistance of a system is defined by: $\theta_{JA} = (T_J - T_A)/P_D$; where: θ_{JA} is the thermal resistance (in °C/W), T_J is the allowable juntion temperature of the device (in °C), T_A is the maximum temperature of the ambient cooling air (in °C), and P_D is the amount of power (heat) dissipated by the device (in W).

Whenever a heat sink is installed, the total thermal resistance (θ_{JA}) is the sum of all the individual resistances from the device, going through its case and heatsink to the ambient cooling air $(\theta_{JA} = \theta_{JC} + \theta_{CS} + \theta_{SA})$. Realistically, only two resistances can be controlled: θ_{CS} and θ_{SA} . Therefore, for a device with a known θ_{JC} , θ_{CS} and θ_{SA} become the main design variables in selecting a heat sink.

The thermal interface between the case and the heat sink (θ_{CS}) is controlled by selecting the correct heatconducting material. Once the θ_{CS} is selected, the required thermal resistance from the heat sink to ambient is calculated by the following equation: $\theta_{SA} = [(T_J - T_A)/P_D] - [\theta_{JC} + \theta_{CS}]$. This information allows the most appropriate heat sink to be selected for any particular application.



10.4 Package Mounting

The TO-220 (KC) 7-lead, straight-formed package lead spacing poses a challenge when creating a suitable PCB footprint without bending the leads. Component forming pliers can be used to manually bend the package leads into a 7-lead stagger pattern with increased lead spacing that can be more easily used.

The TPS7A33 evaluation board layout can be used as a guideline on suitable PCB footprints, available at www.ti.com. Refer to the TPS7A3301EVM-061 user's guide for more information.

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS7A33. The TPS7A3301EVM-061 evaluation module (and related user's guide) can be requested at the TI website through the product folders or purchased directly from the TI eStore.

11.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS7A33 is available through the product folders under the *Tools & Software* tab.

11.1.2 Device Nomenclature

Table 3. Device Nomenclature⁽¹⁾

| PRODUCT | V _{OUT} |
|-----------------------|---|
| TPS7A3301 YYYZ | YYY is the package designator. Z is the tape and reel quantity ($R = 3000$, $T = 250$). |

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following (available for download at www.ti.com):

- Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator, SBVA042
- TPS7A3301EVM-061 Evaluation Module User's Guide, SLVU602

11.3 Trademarks

All trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

TPS7A33

SBVS169D - DECEMBER 2011 - REVISED APRIL 2015



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | MSL rating/ | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|-----------------|-----------------------|------|---------------|---------------------|--------------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| TPS7A3301RGWR | Active | Production | VQFN (RGW) 20 | 3000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | PXQQ |
| TPS7A3301RGWR.B | Active | Production | VQFN (RGW) 20 | 3000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | PXQQ |
| TPS7A3301RGWT | Active | Production | VQFN (RGW) 20 | 250 SMALL T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | PXQQ |
| TPS7A3301RGWT.B | Active | Production | VQFN (RGW) 20 | 250 SMALL T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | PXQQ |
| TPS7A3301RGWTG4 | Active | Production | VQFN (RGW) 20 | 250 SMALL T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | PXQQ |
| TPS7A3301RGWTG4.B | Active | Production | VQFN (RGW) 20 | 250 SMALL T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | PXQQ |

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

17-Jun-2025



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| TPS7A3301RGWR | VQFN | RGW | 20 | 3000 | 330.0 | 12.4 | 5.3 | 5.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS7A3301RGWT | VQFN | RGW | 20 | 250 | 180.0 | 12.4 | 5.3 | 5.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS7A3301RGWTG4 | VQFN | RGW | 20 | 250 | 180.0 | 12.4 | 5.3 | 5.3 | 1.1 | 8.0 | 12.0 | Q2 |



PACKAGE MATERIALS INFORMATION

18-Jun-2025



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS7A3301RGWR | VQFN | RGW | 20 | 3000 | 346.0 | 346.0 | 33.0 |
| TPS7A3301RGWT | VQFN | RGW | 20 | 250 | 210.0 | 185.0 | 35.0 |
| TPS7A3301RGWTG4 | VQFN | RGW | 20 | 250 | 210.0 | 185.0 | 35.0 |

RGW 20

5 x 5, 0.65 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





RGW0020A

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




RGW0020A

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RGW0020A

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated