









**OPA1655, OPA1656** JAJSH26C - MARCH 2019 - REVISED SEPTEMBER 2022

# OPA165x 超低ノイズ、低歪み、FET 入力、 Burr-Brown<sup>™</sup> オーディオ・オペアンプ



# 1 特長

# 超低ノイズ

- 電圧ノイズ:10kHz 時に 2.9nV/√Hz
- 電流ノイズ:1kHz で 6fA/√Hz
- 低歪み
  - 1kHz で 0.000029% (-131dB)
  - 20kHz で 0.000035% (-129dB)
- 高いオープン・ループ・ゲイン:150dB
- 大きい出力電流:100mA ٠
- 小さい入力バイアス電流:10pA
- スルーレート:24V/µs
- ゲイン帯域幅積:53MHz
- レール・ツー・レール出力
- 広い電源電圧範囲: ±2.25V~±18V、または 4.5V~36V
- 静止電流:チャネルごとに 3.9mA

# 2 アプリケーション

- 業務用マイク/ワイヤレス・システム
- 業務用オーディオ・ミキサ/制御卓
- ギター・アンプ / その他楽器用アンプ
- AVレシーバ •
- ブックシェルフ・ステレオ・システム •
- 業務用オーディオ・アンプ
- DJ 機器
- ターンテーブル
- スペシャル・ファンクション・モジュール

# Bass Output OPA165x OPA165x Treble アクティブ Baxandall トーン制御

# 3 概要

OPA1655 と OPA1656 (OPA165x) は、信号の忠実度の 維持が重要なオーディオおよび産業用アプリケーション向 けに特に設計された Burr-Brown<sup>™</sup> オペアンプです。FET 入力アーキテクチャにより、低い電圧ノイズ密度 (2.9nV/√ Hz) と電流ノイズ密度 (6fA/√Hz) を達成し、広範な回路で 超低ノイズの性能を実現できます。帯域幅が広く、オープ ン・ループ・ゲインが大きい OPA165x は、20kHz で 0.000035% (-129dB) という低歪みを実現し、全オーディ オ帯域幅にわたってオーディオ信号の忠実性を高めるこ とができます。また、出力電流の駆動能力が非常に高く、 2kΩの負荷で電源から 250mV 以内のレール・ツー・レー ル出力スイングが可能であり、100mAの出力電流を供給 できます。

OPA165x は ±2.25V~±18V、または 4.5V~36V の非常 に広い電源電圧範囲で動作し、消費電流がわずか 3.9mA であるため、各種オーディオ製品の電源制約にも 対応できます。動作温度範囲の仕様は -40℃~+125℃ です。

製品情報					
部品番号	チャネル	パッケージ <sup>(1)</sup>			
0041655	2 0 / F 4	D (SOIC) (8)			
0PA1055	~~~ <i>~</i>	DBV (SOT-23、5)			
OPA1656	デュアル	D (SOIC、8)			

利用可能なパッケージについては、データシートの末尾にあるパ (1)ッケージ・オプションについての付録を参照してください。



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 🐼 www.ti.com で閲覧でき、その内容が常に優先されます。 TI では翻訳の正確性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。



# **Table of Contents**

1	特長	1
2	アプリケーション	1
3	概要	1
4	Revision History	2
5	Pin Configuration and Functions	3
6	Specifications	4
	6.1 Absolute Maximum Ratings	4
	6.2 ESD Ratings	4
	6.3 Recommended Operating Conditions	4
	6.4 Thermal Information: OPA1655	5
	6.5 Thermal Information: OPA1656	5
	6.6 Electrical Characteristics	6
	6.7 Typical Characteristics	8
7	Detailed Description15	5
	7.1 Overview	5
	7.2 Functional Block Diagram15	5
	7.3 Feature Description	5

7.4 Device Functional Modes	18
8 Application and Implementation	19
8.1 Application Information	. 19
8.2 Typical Applications	20
8.3 Power Supply Recommendations	27
8.4 Layout	27
9 Device and Documentation Support	29
9.1 Device Support	29
9.2 Documentation Support	30
9.3 Receiving Notification of Documentation Updates.	30
9.4 サポート・リソース	30
9.5 Trademarks	30
9.6 Electrostatic Discharge Caution	30
9.7 Glossary	30
10 Mechanical. Packaging, and Orderable	
Information	30

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Page
1
Page
1
Page
1



# **5** Pin Configuration and Functions





Top View

#### 図 5-1. OPA1655 D (8-Pin SOIC) Package, Top View

PIN				
NAME	NO.		TYPE	DESCRIPTION
	D (SOIC)	DBV (SOT-23)		
–IN	2	4	Input	Inverting input
+IN	3	3	Input	Noninverting input
OUT	6	1	Output	Output
V–	4	2	Power	Negative (lowest) power supply
V+	7	5	Power	Positive (highest) power supply







#### **Pin Functions: OPA1656**

PIN		TVDE	DESCRIPTION	
NAME	NO.		DESCRIPTION	
–IN A	2	Input	Inverting input, channel A	
+IN A	3	Input	Noninverting input, channel A	
–IN B	6	Input	nverting input, channel B	
+IN B	5	Input	Noninverting input, channel B	
OUT A	1	Output	Output, channel A	
OUT B	7	Output	Output, channel B	
V–	4	Power	Negative (lowest) power supply	
V+	8	Power	Positive (highest) power supply	

Copyright © 2023 Texas Instruments Incorporated



# 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	Supply voltage, $V_S = (V+) - (V-)$		40	V
	Input	(V–) – 0.5	(V+) + 0.5	V
Current	Input (all pins except power-supply pins)	-10	10	mA
Current	Output short-circuit <sup>(2)</sup>	Continue	ous	
Temperature	Operating, T <sub>A</sub>	-55	125	°C
	Junction, T <sub>J</sub>		150	°C
	Storage, T <sub>stg</sub>	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Short-circuit to V<sub>S</sub> / 2 (groundinsymmetrical dual-supply setups), one amplifier per package.

#### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allowssafemanufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allowssafemanufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
Vs	Supply voltage	Single supply	4.5	36	V
		Dual supply	±2.25	±18	v
T <sub>A</sub>	Operating temperature		-40	125	°C



### 6.4 Thermal Information: OPA1655

		OPA		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DBV (SOT23)	UNIT
		8 PINS	5 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	120.9	143.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	58.9	68.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	65.1	39.2	°C/W
ΨJT	Junction-to-top characterization parameter	13.5	20.4	°C/W
Ψјв	Junction-to-board characterization parameter	64.2	39.0	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.5 Thermal Information: OPA1656

		OPA1656	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	UNIT
		8 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	119.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	51.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	65.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	10.0	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	64.2	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### **6.6 Electrical Characteristics**

	PARAMETER	Т	EST CONDITIONS	MIN	TYP	MAX	UNIT	
AUDIO PERF	ORMANCE							
		$G = 1, R_L = 600 \Omega, V_O = 3.5 V_{BMS}, f = 1 \text{ kHz},$		0	.000029%			
	T. 6. 1 h	80-kHz measure	80-kHz measurement bandwidth		-131		dB	
		G = 1, R <sub>L</sub> = 600	Ω, V <sub>O</sub> = 3.5 V <sub>RMS</sub> , f = 20 kHz,		0.0001%			
		80-kHz measure	ment bandwidth		-120		dB	
		G = 1, R <sub>L</sub> = 2 kΩ	e, V <sub>O</sub> = 3.5 V <sub>RMS</sub> , f = 1 kHz,	0	.000029%			
		80-kHz measure	ment bandwidth		-131		dB	
		G = 1, R <sub>L</sub> = 2 kΩ	, V <sub>O</sub> = 3.5 V <sub>RMS</sub> , f = 20 kHz,	0	.000035%			
		80-kHz measure	ment bandwidth		-129		dB	
			SMPTE/DIN two-tone, 4:1	0	.000018%			
IMD	Intermodulation distortion	G = 1	(60 Hz and 7 kHz)		-135		dB	
		$V_0 = 3.5 V_{RMS}$	CCIF twin-tone	0	.000020%			
			(19 KHZ and 20 KHZ)		-134		dB	
FREQUENCY		1		1				
GBW	Gain-bandwidth product	G = 100			53		MHz	
	Unity gain bandwidth	G = 1			20		MHz	
SR	Slew rate	G = -1, 10-V ste	р		24		V/µs	
		$V_0 = 1 V_P$			3.8		MHZ	
	Overload recovery time	G = -10			100		ns dD	
	Charmel separation	$I = I K \Pi Z$	IO V stop		-135		ub no	
Setuling unite         0.01%, G = -1, 10-V step         000						115		
				0.53		UVaua		
	Input voltage noise	f = 0.1 Hz to 10 Hz	H7		1.0			
		f = 100 Hz	12		11.8		μνρρ nV/√Hz	
en	Input voltage noise density	f = 1  kHz			4.3			
-"		f = 10 kHz			2.9		nV/√Hz	
İn	Input current noise density	f = 1 kHz			6		fA/√Hz	
OFFSET VOL	TAGE							
V <sub>OS</sub>	Input offset voltage	V <sub>S</sub> = ±2.25 V to :	±18 V		±0.5	±1	mV	
Tb/ee/Vb	Input offset voltage drift <sup>(2)</sup>	V <sub>S</sub> = ±2.25 V to :	±18 V		0.3	2	uV/°C	
		$T_{A} = -40^{\circ}C \text{ to } +1$	125°C			-	μι, ο	
PSRR	Power-supply rejection ratio	$V_{\rm S} = \pm 2.25  \rm V  to$ :	±18 V		0.3	5	μV/V	
INPUT BIAS			004 (055					
IB	Input bias current <sup>(3)</sup>	V <sub>CM</sub> = 0 V	OPA1655		±10	. 00	pА	
			OPA1656		±10	±20		
I <sub>OS</sub>	Input offset current	V <sub>CM</sub> = 0 V	OPA 1655		±10	+20	pА	
		UPA1656 ±10		120				
Vou	Common-mode voltage range			()/_)		(1/+) = 2.25	V	
	Common-mode rejection ratio			106	120	(**) 2.20	dB	
							db	
					100    9 1		MO II pF	
	Common-mode				6    1.9		10 <sup>12</sup> Ω    pF	
OPEN-LOOP	GAIN			I			· // ٣'	
		(V–) + 1.3 V ≤ V <sub>0</sub>	<sub>D</sub> ≤ (V+) – 1.3 V	10/	150			
AOL	Open-loop voltage gain	$R_L = 600 \Omega$		134	150		dB	
		$ (V-) + 0.5 V \le V_0$	$_{O} \le (V+) - 0.5 V$	134	154		UD	
		$R_{L} = 2 k\Omega$						



### 6.6 Electrical Characteristics (continued)

at T<sub>A</sub> = 25°C, V<sub>S</sub> = ±18 V, R<sub>L</sub> = 2 k $\Omega$ , and V<sub>CM</sub> = V<sub>OUT</sub> = V<sub>S</sub>/2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
OUTPUT								
Vo	Voltage output		(V–) + 0.25		(V+) – 0.25	V		
Z <sub>O</sub>	Open-loop output impedance	f = 1 MHz		26		Ω		
I <sub>SC</sub>	Short-circuit current <sup>(4)</sup>			±100		mA		
CL	Capacitive load drive			100		pF		
POWER SUPPLY								
IQ	Quiescent current (per channel)	$I_0 = 0 \text{ A}, V_S = \pm 2.25 \text{ V to } \pm 18 \text{ V}$		3.9	3.9 4.6			
		$I_{O} = 0 \text{ A}, T_{A} = -40^{\circ}\text{C to} + 125^{\circ}\text{C}^{(2)}$			5.0	ШA		

(1) Full-power bandwidth = SR /  $(2\pi \times V_P)$ , where SR = slew rate.

(2) Specified by design and characterization.

(3) (4) Input bias current test conditions can vary from nominal ambient conditions as a result of junction temperature differences.

One channel at a time.

### **6.7 Typical Characteristics**

























## 7 Detailed Description

### 7.1 Overview

The OPA1655 and OPA1656 (OPA165x) use a three-gain-stage architecture to achieve very low noise and distortion. The *Functional Block Diagram* shows a simplified schematic of the OPA165x (one channel shown). The devices consist of a low-noise input stage and feedforward pathway coupled to a high-current output stage. This topology exhibits superior distortion performance under a wide range of loading conditions compared to other operational amplifiers.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Phase Reversal Protection

The OPA165x have internal phase-reversal protection. Many op amps exhibit phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the OPA165x prevents phase reversal with excessive common-mode voltage. Instead, the appropriate rail limits the output voltage. This performance is shown in  $\boxtimes$  7-1.





#### 7.3.2 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.



A good understanding of this basic ESD circuitry and the relevance to an electrical overstress event is helpful. 7-2 illustrates the ESD circuits contained in the OPA165x (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.



#### 27-2. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, highcurrent pulse when discharging through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent damage. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more amplifier device pins, current flows through one or more steering diodes. Depending on the path that the current takes, the absorption device can activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the OPA165x but below the device breakdown voltage level. When this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit, as shown in  $\boxtimes$  7-2, the ESD protection components are intended to remain inactive and do not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some internal ESD protection circuits can turn on and conduct current. Any such current flow occurs through steering-diode paths and rarely involves the absorption device.

 $\boxtimes$  7-2 shows a specific example where the input voltage (V<sub>IN</sub>) exceeds the positive supply voltage (V+) by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If V+ can sink the current, one of the upper input steering diodes conducts and directs current to V+. Excessively high current levels can flow with increasingly higher V<sub>IN</sub>. As a result, the data sheet specifications recommend that applications limit the input current to 10 mA.



If the supply is not capable of sinking the current,  $V_{IN}$  can begin sourcing current to the operational amplifier and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings.

Another common question involves what happens to the amplifier if an input signal is applied to the input when the power supplies (V+ or V–) are at 0 V. Again, this question depends on the supply characteristic when at 0 V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the input source supplies the operational amplifier current through the current-steering diodes. This state is not a normal bias condition; most likely, the amplifier does not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

If there is any uncertainty about the ability of the supply to absorb this current, add external Zener diodes to the supply pins; see  $\boxtimes$  7-2. Select the Zener voltage so that the diode does not turn on during normal operation. However, the Zener voltage must be low enough so that the Zener diode conducts if the supply pin begins to rise above the safe-operating, supply-voltage level.

#### 7.3.3 EMI Rejection Ratio (EMIRR)

The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational amplifiers. An adverse effect that is common to many operational amplifiers is a change in the offset voltage as a result of RF signal rectification. An operational amplifier that is more efficient at rejecting this change in offset as a result of EMI has a higher EMIRR and is quantified by a decibel value. Measuring EMIRR can be performed in many ways, but this document provides the EMIRR IN+, which specifically describes the EMIRR performance when the RF signal is applied to the noninverting input pin of the operational amplifier. In general, only the noninverting input is tested for EMIRR for the following three reasons:

- Operational amplifier input pins are known to be the most sensitive to EMI, and typically rectify RF signals better than the supply or output pins.
- The noninverting and inverting operational amplifier inputs have symmetrical physical layouts and exhibit nearly matching EMIRR performance.
- EMIRR is easier to measure on noninverting pins than on other pins because the noninverting input pin can be isolated on a printed-circuit-board (PCB). This isolation allows the RF signal to be applied directly to the noninverting input pin with no complex interactions from other components or connecting PCB traces.

A more formal discussion of the EMIRR IN+ definition and test method is provided in the *EMI Rejection Ratio of Operational Amplifiers* application report, available for download at www.ti.com.

The EMIRR IN+ of the OPA165x is plotted versus frequency in  $\boxtimes$  7-3. If available, any dual and quad operational amplifier device versions have nearly identical EMIRR IN+ performance. The OPA165x unity-gain bandwidth is 20 MHz. EMIRR performance below this frequency denotes interfering signals that fall within the operational amplifier bandwidth.







 $\pm$  7-1 lists the EMIRR IN+ values for the OPA165x at particular frequencies commonly encountered in realworld applications. Applications listed in  $\pm$  7-1 can be centered on or operated near the particular frequency shown. This information can be of special interest to designers working with these types of applications, or working in other fields likely to encounter RF interference from broad sources, such as the industrial, scientific, and medical (ISM) radio band.

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, UHF	36 dB
900 MHz	GSM, radio communication and navigation, GPS (to 1.6 GHz), ISM, aeronautical mobile, UHF	42 dB
1.8 GHz	GSM, mobile personal comm. broadband, satellite, L-band	52 dB
2.4 GHz	802.11b/g/n, Bluetooth® mobile personal comm., ISM, amateur radio and satellite, S-band	64 dB
3.6 GHz	Radiolocation, aero comm./nav., satellite, mobile, S-band	67 dB
5 GHz	802.11a/n, aero communication and navigation, mobile communication, space and satellite operation, C-band	77 dB

#### 表 7-1. OPA165x EMIRR IN+ for Frequencies of Interest

#### 7.3.3.1 EMIRR IN+ Test Configuration

☑ 7-4 shows the circuit configuration for testing the EMIRR IN+. An RF source is connected to the operational amplifier noninverting input pin using a transmission line. The operational amplifier is configured in a unity-gain buffer topology with the output connected to a low-pass filter (LPF) and a digital multimeter (DMM). A large impedance mismatch at the operational amplifier input causes a voltage reflection; however, this effect is characterized and accounted for when determining the EMIRR IN+. The resulting dc offset voltage is sampled and measured by the multimeter. The LPF isolates the multimeter from residual RF signals that can interfere with multimeter accuracy. See the *EMI Rejection Ratio of Operational Amplifiers* application report for more details.





#### 7.4 Device Functional Modes

The OPA165x have a single functional mode and are operational when the power-supply voltage is greater than 4.5 V. The maximum specified power-supply voltage for the OPA165x is 36 V.

In all cases, the common-mode voltage must be maintained within the specified range. In addition, key parameters are specified over the temperature range of  $T_A = -40$  °C to +125 °C.



# 8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

#### **8.1 Application Information**

#### 8.1.1 Basic Noise Calculations

Low-noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases; consider the effect of source resistance on overall op amp noise performance. Total noise of the circuit is the root-sum-square combination of all noise components.

⊠ 8-1 shows noninverting (A) and inverting (B) op amp circuit configurations with gain. In circuit configurations with gain, the feedback network resistors contribute noise. In general, the current noise of the op amp reacts with the feedback resistors to create additional noise components.

The selected feedback resistor values make these noise sources negligible. Low impedance feedback resistors load the output of the amplifier. The equations for total noise are shown for both configurations.



(B) Noise in Inverting Gain Configuration

Source GND Noise at the output is given as  $E_{o}$ , where



Copyright © 2017, Texas Instruments Incorporated

#### where

- $e_N$  is the voltage noise of the amplifier. For the OPA165x,  $e_N = 4.3 \text{ nV}/\sqrt{\text{Hz}}$  at 1 kHz.
- $i_N$  is the current noise of the amplifier. For the OPA165x,  $i_N = 6 \text{ fA}/\sqrt{\text{Hz}}$  at 1 kHz.

Note: For additional resources on noise calculations, see TI's Precision Labs Series.

#### **図** 8-1. Noise Calculation in Gain Configurations



#### 8.2 Typical Applications

#### 8.2.1 Preamplifier Circuit for Vinyl Record Playback With Moving-Magnet Phono Cartridges

The noise and distortion performance of the OPA165x is exceptional in applications with high source impedances, which makes these devices an excellent choice in preamplifier circuits for moving magnet phono cartridges. The high source impedance of the cartridge, and high gain required by the RIAA playback curve at low frequency, requires an amplifier with both low input current noise and low input voltage noise.



# 図 8-2. Preamplifier Circuit for Vinyl Record Playback With Moving-Magnet Phono Cartridges (Single Channel Shown)

#### 8.2.1.1 Design Requirements

- Gain: 40 dB (1 kHz)
- RIAA accuracy: ±0.5 dB (100 Hz to 20 kHz)
- Power supplies: ±15 V



#### 8.2.1.2 Detailed Design Procedure

Vinyl records are recorded using an equalization curve specified by the Recording Institute Association of America (RIAA). The purpose of this equalization curve is to decrease the amount of space occupied by a groove on the record and therefore maximize the amount of information able to be stored. Proper playback of music stored on the record requires a preamplifier circuit that applies the inverse transfer function of the recording equalization curve. The combination of the recording equalization and the playback equalization results in a flat frequency response over the audio range, as  $\boxed{8-3}$  shows.



図 8-3. RIAA Recording and Playback Curves Normalized at 1 kHz

The basic RIAA playback curve implements three time constants: 75  $\mu$ s, 380  $\mu$ s, and 3180  $\mu$ s. An IEC amendment was later added to the playback curve and implements a pole in the curve at 20 Hz with the intent of protecting loudspeakers from excessive low frequency content. Rather than strictly adhering to the IEC amendment, this design moves this pole to a lower frequency to improve low frequency response and still provide protection for loudspeakers.

Resistor R1 and capacitor C1 are selected to provide the proper input impedance for the moving magnet cartridge. Cartridge loading is specified by the manufacturer in the cartridge datasheet and is absolutely crucial for proper response at high frequency. 47 k $\Omega$  is a common value for the input resistor, and the capacitive loading is usually specified from 200 pF to 300 pF per channel. This capacitive loading specification includes the capacitance of the cable connecting the turntable to the preamplifier, as well as any additional parasitic capacitances at the preamplifier input. Therefore, the value of C1 must be less than the loading specification to account for these additional capacitances.

The output network consisting of R5, R6, and C5 serves to ac couple the preamplifier circuit to any subsequent electronics in the signal path.  $100-\Omega$  resistor R5 limits in-rush current into coupling capacitor C5 and prevents parasitic capacitance from cabling from causing instability. R6 prevents charge accumulation on C5. Capacitor C5 is chosen to be the same value as C4; for simplicity however, the value of C5 must be large enough to avoid attenuating low-frequency information.

(3)

The feedback resistor elements must be selected to provide the correct response within the audio bandwidth. In order to achieve the correct frequency response, the passive components in  $\boxtimes$  8-2 must satisfy  $\ddagger$  1,  $\ddagger$  2, and  $\ddagger$  3:

$$R_2 \times C_2 = 3180 \ \mu s$$
 (1)  
 $R_3 \times C_3 = 75 \ \mu s$  (2)

$$(R_2 || R_3) \times (C_2 + C_3) = 318 \,\mu s$$

R2, R3, and R4 must also be selected to meet the design requirements for gain. The gain at 1 kHz is determined by subtracting 20 dB from gain of the circuit at very low-frequency (near dc), as shown in  $\pm$  4:

$$A_{1kHz} = A_{LF} - 20 \text{ dB}$$
<sup>(4)</sup>

Therefore, the low frequency gain of the circuit must be 60 dB to meet the goal of 40 dB at 1 kHz and is determined by resistors R2, R3, and R4 as shown in  $\pm 5$ :

$$A_{LF} = 1 + \frac{R_3 + R_2}{R_4} = 1000 \ (60 \ dB) \tag{5}$$

Because there are multiple combinations of passive components that satisfy these equations, a spreadsheet or other software calculation tool is the easiest method to examine resistor and capacitor combinations.

Capacitor C4 forces the gain of the circuit to unity at dc in order to limit the offset voltage at the output of the preamplifier circuit. The high-pass corner frequency created by this capacitor is calculated by  $\pm$  6:

$$F_{\rm HP} = \frac{1}{2\pi R_4 C_4} \tag{6}$$

The circuit described in 🗵 8-2 is constructed with 1% tolerance resistors and 5% tolerance NP0, C0G ceramic capacitors without any additional hand sorting. The large value of C4 typically requires an electrolytic type to be used. However, electrolytic capacitors have the potential to introduce distortion into the signal path. This circuit is constructed using a bipolar electrolytic capacitor specifically intended for audio applications.



#### 8.2.1.3 Application Curves

The deviation from the ideal RIAA transfer function curve is shown in  $\boxtimes$  8-4 and normalized to an ideal gain of 40 dB at 1 kHz. The measured gain at 1 kHz is 0.05 dB less than the design goal, and the maximum deviation from 100 Hz to 20 kHz is 0.18 dB. The deviation from the ideal curve can be improved by hand-sorting resistor and capacitor values to their ideal values. The value of C4 can also be increased to reduce the deviation at low frequency.

A spectrum of the preamplifier output signal is shown in  $\boxtimes$  8-5 for a 10 mV<sub>RMS</sub>, 1-kHz input signal (1-V<sub>RMS</sub> output). All distortion harmonics are below the preamplifier noise floor.





#### 8.2.2 Composite Headphone Amplifier

⊠ 8-6 shows the BUF634A buffer inside the feedback loop of the OPA165x to increase the available output current for low-impedance headphones. If the BUF634A is used in wide-bandwidth mode, no additional components beyond the feedback resistors are required to maintain loop stability.



図 8-6. Composite Headphone Amplifier (Single-Channel Shown)



#### 8.2.2.1 Application Curves



#### 8.2.3 Baxandall Tone Control

 $\boxtimes$  8-9 gives an example of ultra-low noise and THD tone control. This circuit provides 20 dB of gain at the first stage, followed by two separate tone controls for bass and treble. The passive circuit is designed to yield a flat gain response with the potentiometers both set to 50%.



**図** 8-9. Dual Potentiometer Baxandall Tone Control

8.2.3.1 Application Curves



**図** 8-10. Amplitude vs Frequency for Various Tone-Control Settings



#### 8.2.4 Guitar Input to XLR Output

The OPA165x are an excellent choice for guitar input circuits as a result of the high input impedance and ultralow noise performance.  $\boxtimes$  8-11 gives an example of a basic guitar input circuit to differential XLR schematic. The logarithmic taper potentiometer shown in this circuit provides 6 dB of gain at 0%, and 40 dB of gain at 100%. The rail-to-rail output swing of the OPA165x allows for a high amplitude swing at the outputs of the differentially configured amplifiers, while maintaining very low distortion performance. A 10-µF dc blocking capacitor is used in the feedback of the noninverting stage to remove any dc offset as a result of the amplifier offset voltage. However, this dc blocking capacitor can be eliminated for applications that are not sensitive to low dc offsets.



図 8-11. Guitar Input to XLR Output Schematic



8.2.4.1 Application Curves





#### 8.3 Power Supply Recommendations

The OPA165x are specified for operation from 4.5 V to 36 V ( $\pm 2.25$  V to  $\pm 18$  V); many specifications apply from  $-40^{\circ}$ C to  $\pm 125^{\circ}$ C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* section.

The OPA165x operate with as little as 4.5 V between the supplies and with up to 36 V between the supplies. However, some applications do not require equal positive and negative output voltage swing. With the OPA165x, power-supply voltages are not required to be equal. For example, the positive supply can be set to 25 V with the negative supply at -5 V.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

For best operational performance of the device, use good printed-circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and of op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Physically separate digital and analog grounds, observing the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in  $\boxtimes$  8-13, keeping R<sub>F</sub> and R<sub>G</sub> close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

#### 8.4.1.1 Power Dissipation

The OPA165x op amps are capable of driving  $600-\Omega$  loads with a power-supply voltage up to ±18 V and full operating temperature range. Internal power dissipation increases when operating at high supply voltages. Copper leadframe construction used in the OPA165x improves heat dissipation compared to conventional materials. Circuit board layout can also help minimize junction temperature rise. Wide copper traces help dissipate the heat by acting as an additional heat sink. Temperature rise can be further minimized by soldering the devices to the circuit board rather than using a socket.



#### 8.4.2 Layout Example



# 図 8-13. Operational Amplifier Board Layout for Noninverting Configuration



### 9 Device and Documentation Support

#### 9.1 Device Support

#### 9.1.1 Development Support

#### 9.1.1.1 PSpice<sup>®</sup> for TI

PSpice<sup>®</sup> for TI は、アナログ回路の性能評価に役立つ設計およびシミュレーション環境です。レイアウトと製造に移る前に、サブシステムの設計とプロトタイプ・ソリューションを作成することで、開発コストを削減し、市場投入までの期間を短縮できます。

### 9.1.1.2 TINA-TI™ シミュレーション・ソフトウェア (無償ダウンロード)

TINA-TI<sup>™</sup> シミュレーション・ソフトウェアは、SPICE エンジンをベースにした単純かつ強力な、使いやすい回路シミュレー ション・プログラムです。TINA-TI シミュレーション・ソフトウェアは、TINA<sup>™</sup> ソフトウェアのすべての機能を持つ無償バージ ョンで、パッシブ・モデルとアクティブ・モデルに加えて、マクロモデルのライブラリがプリロードされています。TINA-TI シミ ュレーション・ソフトウェアには、SPICE の標準的な DC 解析、過渡解析、周波数ドメイン解析などの全機能に加え、追加 の設計機能が搭載されています。

TINA-TI シミュレーション・ソフトウェアは設計ツールとシミュレーション Web ページから無料でダウンロードでき、ユーザ ーが結果をさまざまな方法でフォーマットできる、広範な後処理機能を備えています。仮想計測器により、入力波形を選 択し、回路ノード、電圧、および波形をプローブして、動的なクイック・スタート・ツールを作成できます。

#### 注

これらのファイルを使用するには、TINA ソフトウェアまたは TINA-TI ソフトウェアがインストールされている必要 があります。TINA-TI™ ソフトウェア・フォルダから、無償の TINA-TI シミュレーション・ソフトウェアをダウンロー ドしてください。

#### 9.1.1.3 DIP アダプタ評価基板

DIP アダプタ評価基板は、オペアンプの迅速なプロトタイプ製作とテストを可能にする評価基板です。小型の表面実装デバイスとのインターフェイスを迅速、容易、低コストで実現します。付属の Samtec 端子ストリップか、直接配線により既存の回路へサポートされているオペアンプを接続します。DIP アダプタ評価基板キットは、以下の業界標準パッケージをサポートしています。D または U (SOIC-8)、PW (TSSOP-8)、DGK (VSSOP-8)、DBV (SOT-23-6、SOT-23-5、および SOT-23-3)、DCK (SC70-6 および SC70-5)、および DRL (SOT563-6)。

#### 9.1.1.4 DIYAMP-EVM

DIYAMP-EVM は、実際のアンプ回路を提供する独自の評価基板 (EVM) であり、設計コンセプトの迅速な評価とシミュレーションの検証を実現します。この評価基板は、3 つの業界標準パッケージ (SC70、SOT23、SOIC) で供給されており、シングル / デュアル電源向けに、アンプ、フィルタ、安定性補償、コンパレータの各構成など、12 の一般的なアンプ構成が可能です。

#### 9.1.1.5 TI のリファレンス・デザイン

TI のリファレンス・デザインは、TI の高精度アナログ・アプリケーション専門家により作成されたアナログ・ソリューションです。TI のリファレンス・デザインは、動作原理、部品の選択、シミュレーション、完全な PCB 回路図およびレイアウト、部品表、測定済みの性能を提供します。TI のリファレンス・デザインは、http://www.ti.com/ww/en/analog/precision-designs/からオンラインで入手できます。

#### 9.1.1.6 フィルタ設計ツール

フィルタ設計ツールは単純で強力な、使いやすいアクティブ・フィルタ設計プログラムです。フィルタ設計ツールを使用すると、TIのベンダ・パートナーからのTI製オペアンプやパッシブ・コンポーネントを使用して、最適なフィルタ設計を作成できます。

フィルタ設計ツールは、設計ツールとシミュレーション Web ページから Web 対応ツールとして利用でき、包括的な複数 段アクティブ・フィルタ・ソリューションをわずか数分で設計、最適化、シミュレーションできます。



#### 9.2 Documentation Support

#### 9.2.1 Related Documentation

The following documents are recommended for reference when using the OPA165x, and are available for download at www.ti.com.

- Texas Instruments, Source Resistance and Noise Considerations in Amplifiers technical brief
- Texas Instruments, Single-Supply Operation of Operational Amplifiers application bulletin
- Texas Instruments, Op Amp Performance Analysis application bulletin
- Texas Instruments, Compensate Transimpedance Amplifiers Intuitively application report
- Texas Instruments, Tuning in Amplifiers application bulletin
- Texas Instruments, Feedback Plots Define Op Amp AC Performance application bulletin
- Texas Instruments, Active Volume Control for Professional Audio design guide

#### 9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 9.4 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 9.5 Trademarks

Burr-Brown<sup>™</sup>, TINA-TI<sup>™</sup>, and TI E2E<sup>™</sup> are trademarks of Texas Instruments. TINA<sup>™</sup> is a trademark of DesignSoft, Inc.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

PSpice® is a registered trademark of Cadence Design Systems, Inc.

すべての商標は、それぞれの所有者に帰属します。

#### 9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Beak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)		(5)		(6)
OPA1655DBVR	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	2R8Q
OPA1655DBVR.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	2R8Q
OPA1655DBVT	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	2R8Q
OPA1655DBVT.B	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	2R8Q
OPA1655DR	Active	Production	SOIC (D)   8	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP1655
OPA1655DR.B	Active	Production	SOIC (D)   8	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP1655
OPA1656ID	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP1656
OPA1656ID.B	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP1656
OPA1656IDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP1656
OPA1656IDR.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP1656
OPA1656IDRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP1656
OPA1656IDRG4.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP1656

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



www.ti.com

# PACKAGE OPTION ADDENDUM

17-Jun-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA1655DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA1655DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA1655DR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA1656IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA1656IDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

24-Jul-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA1655DBVR	SOT-23	DBV	5	3000	190.0	190.0	30.0
OPA1655DBVT	SOT-23	DBV	5	250	190.0	190.0	30.0
OPA1655DR	SOIC	D	8	3000	353.0	353.0	32.0
OPA1656IDR	SOIC	D	8	2500	353.0	353.0	32.0
OPA1656IDRG4	SOIC	D	8	2500	353.0	353.0	32.0

## TEXAS INSTRUMENTS

www.ti.com

24-Jul-2025

# TUBE



# - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
OPA1656ID	D	SOIC	8	75	506.6	8	3940	4.32
OPA1656ID.B	D	SOIC	8	75	506.6	8	3940	4.32

# D0008A



# **PACKAGE OUTLINE**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# **DBV0005A**



# **PACKAGE OUTLINE**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



# **DBV0005A**

# **EXAMPLE BOARD LAYOUT**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **DBV0005A**

# **EXAMPLE STENCIL DESIGN**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みま す)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある 「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証 も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様 のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様の アプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任 を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツル メンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらの リソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権の ライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、 費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは 一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 <del>テキサス・インスツルメンツの販売条件</del>、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ ースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated