







ADC08DJ5200RF JAJSKZ0A - AUGUST 2021 - REVISED MAY 2022

# ADC08DJ5200RF 10.4GSPS シングル・チャネルまたは 5.2GSPS デュアル・チャ ネル、8ビット、 RF サンプリング A/D コンバータ (ADC)

#### 1 特長

- ADC コア:
  - 8ビット分解能
  - シングル・チャネル・モードで最大 10.4GSPS
  - デュアル・チャネル・モードで最大 5.2GSPS
- 性能仕様
  - ノイズ・フロア (-20dBFS、V<sub>FS</sub> = 1V<sub>PP-DIFF</sub>):
    - デュアル・チャネルモード:-143.4dBFS/Hz
    - シングル・チャネルモード:-146.2dBFS/Hz
  - ENOB (デュアル・チャネル、F<sub>IN</sub> = 2.4GHz、標準 値):7.8 ビット
- バッファ付きアナログ入力、V<sub>CMI</sub> = 0V:
  - アナログ入力帯域幅 (-3dB):8.1GHz
  - 使用可能な入力周波数範囲:> 10GHz
  - フルスケール入力電圧 (V<sub>FS</sub>、デフォルト):0.8V<sub>pp</sub>
- ノイズなしのアパーチャ遅延 (t<sub>AD</sub>) 調整:
  - 高精度サンプリング制御:19fs ステップ
  - 同期およびインターリーブ動作を簡素化
  - 遅延は温度および電圧に対して不変
- 使いやすい同期機能:
  - SYSREF タイミングの自動較正
  - サンプル・マーキング用のタイムスタンプ
- JESD204C シリアル・データ・インターフェイス:
  - 最大レーン速度:17.16Gbps
  - 64b/66b および 8b/10b エンコードのサポート
  - 8b/10b モードは JESD204B 互換
- ピークRF入力電力(差動):+26.5dBm (+27.5dBFS、560x フルスケール電力)
- イコライゼーション用のプログラム可能な FIR フィルタ
- 消費電力:3.8W
- 電源:1.1V、1.9V

# 2 アプリケーション

- オシロスコープおよび広帯域デジタイザ
- 通信機器試験装置 (802.11ad、5G)
- 電子諜報活動 (SIGINT、ELINT)
- 衛星通信 (SATCOM)
- RF サンプリングのソフトウェア無線 (SDR)
- 分光測定

#### 3 概要

ADC08DJ5200RF デバイスは、RF サンプリング、ギガ・ サンプルの A/D コンバータ (ADC) で、DC から 10GHz 超までの入力周波数を直接サンプリングします。 ADC08DJ5200RF はデュアル・チャネル 5.2GSPS の ADC、またはシングル・チャネル 10.4GSPS の ADC とし て構成できます。使用可能な入力周波数帯域が最高 10GHz であるため、L バンド、S バンド、C バンド、X バン ドを直接 RF サンプリングでき、多様な周波数に対応した システムを実現できます。


ADC08DJ5200RF は、最大 17.16Gbps のライン速度を サポートする最大 16 個のシリアル化されたレーンを備え た、高速な JESD204C 出力インターフェイスを使ってい ます。JESD204C subclass-1 により、決定論的レイテン シおよびマルチデバイス同期をサポートしています。 JESD204C インターフェイスは、ライン速度とレーン数との 間でトレードオフのバランスを取るように構成できます。 8b/10b と 64b/66b の両方のデータ・エンコードをサポート しています。64b/66b エンコードでは、前方誤り訂正 (FEC) によるビット・エラー率の改善をサポートしていま す。このインターフェイスは、JESD204B レシーバと下位 互換性があります。

ノイズなしのアパーチャ遅延調整や、SYSREF ウィンドウ 処理などの革新的な同期機能により、マルチ・チャネル・ アプリケーションのシステム設計を簡素化できます。プログ ラム可能な FIR フィルタにより、オンチップのイコライゼー ションが可能です。

#### 製品情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)			
ADC08DJ5200RF	FCBGA (144)	10.00mm × 10.00mm			

利用可能なパッケージについては、データシートの末尾にあるパ ッケージ・オプションについての付録を参照してください。



ADC08DJ5200RF ブロック図



### **Table of Contents**

<b>  特長</b>	1	7.4 Device Functional Modes	74
2 アプリケーション		7.5 Programming	8
3 概要		7.6 SPI Register Map	
4 Revision History		8 Application Information Disclaimer	143
5 Pin Configuration and Functions		8.1 Application Information	143
Specifications		8.2 Typical Applications	
6.1 Absolute Maximum Ratings		8.3 Initialization Set Up	
6.2 ESD Ratings		9 Power Supply Recommendations	146
6.3 Recommended Operating Conditions		9.1 Power Sequencing	
6.4 Thermal Information		10 Layout	
6.5 Electrical Characteristics: DC Specifications	10	10.1 Layout Guidelines	
6.6 Electrical Characteristics: Power Consumption		10.2 Layout Example	
6.7 Electrical Characteristics: AC Specifications		11 Device and Documentation Support	
(Dual-Channel Mode)	13	11.1 Device Support	
6.8 Electrical Characteristics: AC Specifications		11.2 Documentation Support	
(Single-Channel Mode)	18	11.3 Receiving Notification of Documentation Upda	
6.9 Timing Requirements	24	11.4 Support Resources	
6.10 Switching Characteristics		11.5 Trademarks	
6.11 Typical Characteristics		11.6 Electrostatic Discharge Caution	
7 Detailed Description	50	11.7 Glossary	153
7.1 Overview		12 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram	51	Information	153
7.3 Feature Description			

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

C	nanges from Revision * (August 2021) to Revision A (May 2022)	Page
•	Added plots 図 6-123 through 図 6-126 to show overdrive recovery	28
•	Change four TAD_COARSE LSBs per 256 t <sub>CLK</sub> cycles to 384 t <sub>CLK</sub> cycles in Aperture Delay Ramp Control	ol
	(TAD_RAMP)	<mark>57</mark>
•	Changed TAD Register to properly show TAD_FINE register bits	
•	Changed PFIR_AB2 to PFIR_B2 in PFIR_B2	<mark>90</mark>
•	Added the JMODE register table information	<mark>90</mark>
•	Removed registers 0x102-0x152 as these should be reserved	90
•	Added note 1 to 表 7-130	90

### **5 Pin Configuration and Functions**




図 5-1. AAV Package, 144-Ball Flip Chip BGA, Top View



### 表 5-1. Pin Functions

	PIN	I/O	I/O DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
AGND	A1, A2, A3, A6, A7, B2, B3, B4, B5, B6, B7, C6, D1, D6, E1, E6, F2, F3, F6, G2, G3, G6, H1, H6, J1, J6, L2, L3, L4, L5, L6, L7, M1, M2, M3, M6, M7	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.		
BG	C3	0	Band-gap voltage output. This pin is capable of sourcing only small currents and driving limited capacitive loads, as specified in the <i>Recommended Operating Conditions</i> table. This pin can be left disconnected if not used.		
CALSTAT	F7	0	Foreground calibration status output or device alarm output. Functionality is programmed through CAL_STATUS_SEL. This pin can be left disconnected if not used.		
CALTRIG	E7	I	Foreground calibration trigger input. This pin is only used if hardware calibration triggering is selected in CAL_TRIG_EN, otherwise software triggering is performed using CAL_SOFT_TRIG. Tie this pin to GND if not used.		
CLK+	F1	I	Device (sampling) clock positive input. The clock signal is strongly recommended to be AC-coupled to this input for best performance. In single-channel mode, the analog input signal is sampled on both the rising and falling edges. In dual-channel mode, the analog signal is sampled on the rising edge. This differential input has an internal untrimmed 100-Ω differential termination and is self-biased to the optimal input common-mode voltage as long as DEVCLK_LVPECL_EN is set to 0.		
CLK-	G1	1	Device (sampling) clock negative input. TI strongly recommends using AC-coupling for best performance.		
DA0+	E12	0	High-speed serialized data output for channel A, lane 0, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used.		
DA0-	F12	0	High-speed serialized data output for channel A, lane 0, negative connection. This pin can be left disconnected if not used.		
DA1+	C12	0	High-speed serialized data output for channel A, lane 1, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used.		
DA1-	D12	0	High-speed serialized data output for channel A, lane 1, negative connection. This pin can be left disconnected if not used.		
DA2+	A10	0	High-speed serialized-data output for channel A, lane 2, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used.		
DA2-	A11	0	High-speed serialized-data output for channel A, lane 2, negative connection. This pin can be left disconnected if not used.		
DA3+	A8	0	High-speed serialized-data output for channel A, lane 3, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used.		
DA3-	A9	0	High-speed serialized-data output for channel A, lane 3, negative connection. This pin can be left disconnected if not used.		
DA4+	E11	0	High-speed serialized data output for channel A, lane 4, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used.		
DA4-	F11	0	High-speed serialized data output for channel A, lane 4, negative connection. This pin can be left disconnected if not used.		
DA5+	C11	0	High-speed serialized data output for channel A, lane 5, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used.		



# 表 5-1. Pin Functions (continued)

F	PIN		32 3-1. First unctions (continued)	
NAME	NO.	I/O	DESCRIPTION	
DA5-	D11	0	High-speed serialized data output for channel A, lane 5, negative connection. This pin can be left disconnected if not used.	
DA6+	B10	0	High-speed serialized data output for channel A, lane 6, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used.	
DA6-	B11	0	High-speed serialized data output for channel A, lane 6, negative connection. This pin can be left disconnected if not used.	
DA7+	B8	0	High-speed serialized data output for channel A, lane 7, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used.	
DA7-	В9	0	High-speed serialized data output for channel A, lane 7, negative connection. This pin can be left disconnected if not used.	
DB0+	H12	0	High-speed serialized data output for channel B, lane 0, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used.	
DB0-	G12	0	igh-speed serialized data output for channel B, lane 0, negative connection. This pin can be sconnected if not used.	
DB1+	K12	0	High-speed serialized data output for channel B, lane 1, positive connection. This differentia output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termina the receiver. This pin can be left disconnected if not used.	
DB1-	J12	0	High-speed serialized data output for channel B, lane 1, negative connection. This pin can be disconnected if not used.	
DB2+	M10	0	High-speed serialized data output for channel B, lane 2, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential terminated receiver. This pin can be left disconnected if not used.	
DB2-	M11	0	High-speed serialized data output for channel B, lane 2, negative connection. This pin can be left disconnected if not used.	
DB3+	M8	0	High-speed serialized data output for channel B, lane 3, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used.	
DB3-	M9	0	High-speed serialized data output for channel B, lane 3, negative connection. This pin can be left disconnected if not used.	
DB4+	H11	0	High-speed serialized data output for channel B, lane 4, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used.	
DB4-	G11	0	High-speed serialized data output for channel B, lane 4, negative connection. This pin can be left disconnected if not used.	
DB5+	K11	0	High-speed serialized data output for channel B, lane 5, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used.	
DB5-	J11	0	High-speed serialized data output for channel B, lane 5, negative connection. This pin can be left disconnected if not used.	
DB6+	L10	0	High-speed serialized data output for channel B, lane 6, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used.	
DB6-	L11	0	High-speed serialized data output for channel B, lane 6, negative connection. This pin can be left disconnected if not used.	
DB7+	L8	0	High-speed serialized data output for channel B, lane 7, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used.	
DB7-	L9	0	High-speed serialized data output for channel B, lane 7, negative connection. This pin can be left disconnected if not used.	



# 表 5-1. Pin Functions (continued)

	PIN	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
DGND	A12, B12, D9, D10, F9, F10, G9, G10, J9, J10, L12, M12	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.
INA+	A4	I	Channel A analog input positive connection. INA $\pm$ is recommended for use in single channel mode for optimal performance. The differential full-scale input voltage is determined by the FS_RANGE_A register (see the <i>Full-Scale Voltage (VFS) Adjustment</i> section). This input is terminated to ground through a 50- $\Omega$ termination resistor. The input common-mode voltage is typically be set to 0 V (GND) and must follow the recommendations in the <i>Recommended Operating Conditions</i> table. This pin can be left disconnected if not used.
INA-	A5	I	Channel A analog input negative connection. INA $\pm$ is recommended for use in single channel mode for optimal performance. See INA+ (pin A4) for detailed description. This input is terminated to ground through a 50- $\Omega$ termination resistor. This pin can be left disconnected if not used.
INB+	Channel B analog input positive connection. INA± is recommended for use in single channel mode for optimal performance. The differential full-scale input voltage is determined by the FS_RANGE_B register (see the <i>Full-Scale Voltage</i> ( <i>V<sub>FS</sub></i> ) <i>Adjustment</i> section). This input is terminated to ground through a 50-Ω termination resistor. The input common-mode voltage m typically be set to 0 V (GND) and must follow the recommendations in the <i>Recommended Operating Conditions</i> table. This pin can be left disconnected if not used.		
INB-	M5	ı	Channel B analog input negative connection. INA $\pm$ is recommended for use in single channel mode for optimal performance. See INB+ for detailed description. This input is terminated to ground through a 50- $\Omega$ termination resistor. This pin can be left disconnected if not used.
NCOA0 C7 I Not used. Tie this pin to GND.		Not used. Tie this pin to GND.	
NCOA1 D7 I Not used. Tie this pin to GND.		Not used. Tie this pin to GND.	
NCOB0 K7		I	Not used. Tie this pin to GND.
NCOB1	J7	I	Not used. Tie this pin to GND.
ORA0	C8	0	Fast overrange detection status for channel A for the OVR_T0 threshold. When the analog input exceeds the threshold programmed into OVR_T0, this status indicator goes high. The minimum pulse duration is set by OVR_N. See the <i>ADC Overrange Detection</i> section for more information. This pin can be left disconnected if not used.
ORA1	D8	0	Fast overrange detection status for channel A for the OVR_T1 threshold. When the analog input exceeds the threshold programmed into OVR_T1, this status indicator goes high. The minimum pulse duration is set by OVR_N. See the <i>ADC Overrange Detection</i> section for more information. This pin can be left disconnected if not used.
ORB0	K8	0	Fast overrange detection status for channel B for the OVR_T0 threshold. When the analog input exceeds the threshold programmed into OVR_T0, this status indicator goes high. The minimum pulse duration is set by OVR_N. See the <i>ADC Overrange Detection</i> section for more information. This pin can be left disconnected if not used.
ORB1	J8	0	Fast overrange detection status for channel B for the OVR_T1 threshold. When the analog input exceeds the threshold programmed into OVR_T1, this status indicator goes high. The minimum pulse duration is set by OVR_N. See the <i>ADC Overrange Detection</i> section for more information. This pin can be left disconnected if not used.
PD	K6	I	This pin disables all analog circuits and serializer outputs when set high for temperature diode calibration or to reduce power consumption when the device is not being used. Tie this pin to GND if not used.
SCLK	F8	I	Serial interface clock. This pin functions as the serial-interface clock input that clocks the serial programming data in and out. The <i>Using the Serial Interface</i> section describes the serial interface in more detail. Supports 1.1-V and 1.8-V CMOS levels.
		Serial interface chip select active low input. The <i>Using the Serial Interface</i> section describes the serial interface in more detail. Supports 1.1-V and 1.8-V CMOS levels. This pin has a 82-k $\Omega$ pullup resistor to VD11.	
SDI	G8	I	Serial interface data input. The <i>Using the Serial Interface</i> section describes the serial interface in more detail. Supports 1.1-V and 1.8-V CMOS levels.
SDO	H8	0	Serial interface data output. The <i>Using the Serial Interface</i> section describes the serial interface in more detail. This pin is high impedance during normal device operation. This pin outputs 1.9-V CMOS levels during serial interface read operations. This pin can be left disconnected if not used.



# 表 5-1. Pin Functions (continued)

F	PIN		表 5-1. Pin Functions (continued)
NAME	NO.	I/O	DESCRIPTION
SYNCSE	C2	I	Single-ended JESD204C SYNC signal. This input is an active low input that is used to initialize the JESD204C serial link in 8B/10B modes when SYNC_SEL is set to 0. The 64B/66B modes do not use the SYNC signal for initialization, however it may be used for NCO synchronization. When toggled low in 8B/10B modes this input initiates code group synchronization (see the <i>Code Group Synchronization (CGS)</i> section). After code group synchronization, this input must be toggled high to start the initial lane alignment sequence (see the <i>Initial Lane Alignment Sequence (ILAS)</i> section). A differential SYNC signal can be used instead by setting SYNC_SEL to 1 and using TMSTP± as a differential SYNC input. Tie this pin to GND if differential SYNC (TMSTP±) is used as the JESD204C SYNC signal.
SYSREF+	K1	I	The SYSREF positive input is used to achieve synchronization and deterministic latency across the JESD204C interface. This differential input (SYSREF+ to SYSREF-) has an internal untrimmed 100- $\Omega$ differential termination and can be AC-coupled when SYSREF_LVPECL_EN is set to 0. This input is self-biased when SYSREF_LVPECL_EN is set to 0. The termination changes to 50 $\Omega$ to ground on each input pin (SYSREF+ and SYSREF-) and can be DC-coupled when SYSREF_LVPECL_EN is set to 1. This input is not self-biased when SYSREF_LVPECL_EN is set to 1 and must be biased externally to the input common-mode voltage range provided in the <i>Recommended Operating Conditions</i> table.
SYSREF-	L1	ı	SYSREF negative input
TDIODE+	K2	I	Temperature diode positive (anode) connection. An external temperature sensor can be connected to TDIODE+ and TDIODE- to monitor the junction temperature of the device. This pin can be left disconnected if not used.
TDIODE-	К3	I	Temperature diode negative (cathode) connection. This pin can be left disconnected if not used.
TMSTP+	B1	I	Timestamp input positive connection or differential JESD204C SYNC positive connection. This input is a timestamp input, used to mark a specific sample, when TIMESTAMP_EN is set to 1. This differential input is used as the JESD204C SYNC signal input when SYNC_SEL is set 1. This input can be used as both a timestamp and differential SYNC input at the same time, allowing feedback of the SYNC signal using the timestamp mechanism. TMSTP± uses active low signaling when used as a JESD204C SYNC. For additional usage information, see the <i>Timestamp</i> section. TMSTP_RECV_EN must be set to 1 to use this input. This differential input (TMSTP+ to TMSTP-) has an internal untrimmed 100-Ω differential termination and can be AC-coupled when TMSTP_LVPECL_EN is set to 0. The termination changes to 50 Ω to ground on each input pin (TMSTP+ and TMSTP-) and can be DC coupled when TMSTP_LVPECL_EN is set to 1. This pin is not self-biased and therefore must be externally biased for both AC- and DC-coupled configurations. The common-mode voltage must be within the range provided in the <i>Recommended Operating Conditions</i> table when both AC and DC coupled. This pin can be left disconnected and disabled (TMSTP_RECV_EN = 0) if SYNCSE is used for JESD204C SYNC and timestamp is not required.
TMSTP-	C1	I	Timestamp input positive connection or differential JESD204C SYNC negative connection. This pin can be left disconnected and disabled (TMSTP_RECV_EN = 0) if SYNCSE is used for JESD204C SYNC and timestamp is not required.
VA11	C5, D2, D3, D5, E5, F5, G5, H5, J2, J3, J5, K5	I	1.1-V analog supply
VA19	C4, D4, E2, E3, E4, F4, G4, H2, H3, H4, J4, K4	I	1.9-V analog supply
VD11	C9, C10, E9, E10, G7, H7, H9, H10, K9, K10	l	1.1-V digital supply



### **6 Specifications**

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
		VA19 <sup>(2)</sup>	-0.3	2.35		
\/		VA11 <sup>(2)</sup>	-0.3	1.32	V	
$V_{DD}$	Supply voltage range	VD11 <sup>(3)</sup>	-0.3	1.32		
		Voltage between VD11 and VA11	-1.32	1.32		
V <sub>GND</sub>	Voltage between AGND and DGND		-0.1	0.1	V	
		DA[7:0]+, DA[7:0]–, DB[7:0]+, DB[7:0]–, TMSTP+, TMSTP– <sup>(3)</sup>	-0.5	VD11 + 0.5 <sup>(5)</sup>		
		CLK+, CLK-, SYSREF+, SYSREF-(2)	-0.5	VA11 + 0.5 <sup>(4)</sup>		
$V_{PIN}$	Pin voltage range	BG, TDIODE+, TDIODE_(2)	-0.5	VA19 + 0.5 <sup>(6)</sup>	V	
		INA+, INA-, INB+, INB-(2)	-1	1		
		CALSTAT, CALTRIG, NCOA0, NCOA1, NCOB0, NCOB1, ORA0, ORA1, ORB0, ORB1, PD, SCLK, SCS, SDI, SDO, SYNCSE (2)	-0.5	VA19 + 0.5 <sup>(6)</sup>		
I <sub>MAX(ANY)</sub>	Peak input current (any input except INA+, INA-, I	INB+, INB–)	-25	25	mA	
I <sub>MAX(INx)</sub>	Peak input current (INA+, INA-, INB+, INB-)		-50	50	mA	
D	Peak RF input power (INA+, INA-, INB+, INB-)	differential with $Z_{S-DIFF} = 100 \Omega$ , up to 21 days <sup>(7)</sup>		26.5	dBm	
$P_{MAX(INx)}$	reak Kr iliput power (IINA+, IINA-, IINB+, IINB-)	Single-ended with $Z_{S-SE}$ = 50 $\Omega$		16.4	dBm	
I <sub>MAX(ALL)</sub>	Peak total input current (sum of absolute value of supply current)	all currents forced in or out, not including power-		100	mA	
Tj	Junction temperature			150	°C	
T <sub>stg</sub>	Storage temperature		-65	150	°C	

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- Measured to AGND.
- (3) Measured to DGND.
- (4) Maximum voltage not to exceed VA11 absolute maximum rating.
- (5) Maximum voltage not to exceed VD11 absolute maximum rating.
- (6) Maximum voltage not to exceed VA19 absolute maximum rating.
- (7) Tested continuously for 21 days with F<sub>IN</sub> = 1.2 GHz on a typical device. At the end of testing, the device was not damaged. During the overdrive, the ADC is still properly converting the input signal, although it will be saturated for voltages beyond the input fullscale.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Liectiostatic discriarge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	v

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
		VA19, analog 1.9-V supply <sup>(2)</sup>	1.8	1.9	2.0	V
$V_{DD}$	Supply voltage range	VA11, analog 1.1-V supply <sup>(2)</sup>	1.05	1.1	1.15	
		VD11, digital 1.1-V supply <sup>(3)</sup>	1.05	1.1	1.15	
		INA+, INA-, INB+, INB-(2)	-50	0	100	mV
V <sub>CMI</sub>	Input common-mode voltage	CLK+, CLK-, SYSREF+, SYSREF-(2) (4)	0	0.3	0.55	- V
		TMSTP+, TMSTP-(3) (5)	0	0.3	0.55	
V <sub>ID</sub>	Input voltage, peak-to-peak differential	CLK+ to CLK-, SYSREF+ to SYSREF-, TMSTP+ to TMSTP-	0.4	1.0	2.0	V <sub>PP-DIFF</sub>
-		INA+ to INA-, INB+ to INB-			0.8(6)	
I <sub>C_TD</sub>	Temperature diode input current	TDIODE+ to TDIODE-		100		μA
C <sub>L</sub>	BG maximum load capacitance				50	pF
Io	BG maximum output current				100	μA
DC	Input clock duty cycle		30	50	70	%
T <sub>A</sub>	Operating free-air temperature		-40		85	°C
TJ	Operating junction temperature				125 <sup>(1)</sup>	°C

- (1) Prolonged use above junction temperature of 105°C may increase the device failure-in-time (FIT) rate.
- (2) Measured to AGND.
- (3) Measured to DGND.
- (4) TI strongly recommends that CLK± be AC-coupled with DEVCLK\_LVPECL\_EN set to 0 to allow CLK± to self-bias to the optimal input common-mode voltage for best performance. TI recommends AC-coupling for SYSREF± unless DC-coupling is required, in which case, the LVPECL input mode must be used (SYSREF\_LVPECL\_EN = 1).
- (5) TMSTP± does not have internal biasing that requires TMSTP± to be biased externally whether AC-coupled with TMSTP\_LVPECL\_EN = 0 or DC-coupled with TMSTP\_LVPECL\_EN= 1.
- (6) The ADC output code saturates when V<sub>ID</sub> for INA± or INB± exceeds the programmed full-scale voltage(V<sub>FS</sub>) set by FS\_RANGE\_A for INA± or FS\_RANGE\_B for INB±.

#### **6.4 Thermal Information**

		ADC08DJ5200RF	
	THERMAL METRIC <sup>(1)</sup>	AAV or ZEG (FCBGA)	UNIT
		144 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	23.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	0.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	8.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.23	°C/W
ΨЈВ	Junction-to-board characterization parameter	8.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



### 6.5 Electrical Characteristics: DC Specifications

typical values at  $T_A$  = 25°C, VA19 = 1.9 V, VA11 = 1.1 V, VD11 = 1.1 V, default full-scale voltage,  $f_{\text{IN}}$  = 347 MHz,  $A_{\text{IN}}$  = -1 dBFS,  $f_{\text{CLK}}$  = 5.2 GHz, filtered 1-V<sub>PP</sub> sine-wave clock, JMODE = 6, Dither enabled with default settings, VA11, VD11 and VS11 noise suppression ON (EN\_VA11\_NOISE\_SUPPR = EN\_VD11\_NOISE\_SUPPR = EN\_VS11\_NOISE\_SUPPR = 1), and background calibration (unless otherwise noted); minimum and maximum values are at nominal supply voltages and over the operating free-air temperature range provided in the *Recommended Operating Conditions* table

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC ACCURAC	Υ					
	Resolution	Resolution with no missing codes		8		Bits
DNII	D	Maximum positive excursion from ideal step size		0.08		1.00
DNL	Differential nonlinearity	Maximum negative excursion from ideal step size		-0.08		LSB
INII	Integral popular contr.	Maximum positive excursion from ideal transfer function		0.1		LSB
NL Integral nonlinearity		Maximum negative excursion from ideal transfer function		-0.15		LSB
ANALOG INPU	ITS (INA+, INA-, INB+, INB-)					
· · · · · · · · · · · · · · · · · · ·	0#1	CAL_OS = 0		±0.50		mV
$V_{OFF}$	Offset error	CAL_OS = 1		±0.15		mV
V <sub>OFF_ADJ</sub>	Input offset voltage adjustment range	Available offset correction range (see OS_CAL or OADJ_x_INx)		±50		mV
		Foreground calibration at nominal temperature only		11		
V <sub>OFF_DRIFT</sub>	Offset drift	Foreground calibration at each temperature		-2.7		μV/°C
OFF_DIXIFF		Foreground and FGOS calibration at each temperature		0		
		Default full-scale voltage (FS_RANGE_A = FS_RANGE_B = 0xA000)	775	825	875	
V <sub>FS</sub>	Analog differential input full-scale range	Maximum full-scale voltage (FS_RANGE_A = FS_RANGE_B = 0xFFFF)	1000	1060		$mV_PPDIFF$
		Minimum full-scale voltage (FS_RANGE_A = FS_RANGE_B = 0x2000)		500	550	
V <sub>FS_DRIFT</sub>	Analog differential input full-scale range drift	Default FS_RANGE_A and FS_RANGE_B setting, foreground calibration at each temperature, inputs driven by a $50-\Omega$ source, includes effect of $R_{\text{IN}}$ drift		0.055		%/°C
V <sub>FS_MATCH</sub>	Analog differential input full-scale range matching	Matching between INA± and INB±, default setting, dual-channel mode		0.4%		
R <sub>IN</sub>	Single-ended input resistance to AGND	Each input pin is terminated to AGND, measured at $T_A = 25$ °C	48	50	52	Ω
R <sub>IN_TEMPCO</sub>	Input termination linear temperature coefficient			14.7		mΩ/°C
0	Cinale anded innut consistence	Single-channel mode measured at DC		0.4		"F
C <sub>IN</sub>	Single-ended input capacitance	Dual-channel mode measured at DC		0.4		pF
TEMPERATUR	E DIODE CHARACTERISTICS (TDIODE-	+, TDIODE–)				
$\Delta V_{BE}$	Temperature diode voltage slope	Forced forward current of 100 µA. Offset voltage (approximately 0.792 V at 0°C) varies with process and must be measured for each part. Offset measurement must be done with the device unpowered or with the PD pin asserted to minimize device self-heating.		-1.65		mV/°C

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

#### 6.5 Electrical Characteristics: DC Specifications (continued)

	PARAMETER	TEST COM	IDITIONS	MIN	TYP	MAX	UNIT
BAND-GAP	VOLTAGE OUTPUT (BG)						
V <sub>BG</sub>	Reference output voltage	I <sub>L</sub> ≤ 100 μA			1.1		V
V <sub>BG_DRIFT</sub>	Reference output temperature drift	I <sub>L</sub> ≤ 100 μA			-123		μV/°C
	UTS (CLK+, CLK-, SYSREF+, SYSREF-, T	MSTP+, TMSTP-)					
7	Internal termination	Differential termination with = 0, SYSREF_LVPECL_EITMSTP_LVPECL_EN = 0			100		0
Z <sub>T</sub>	Internal termination	Single-ended termination t DEVCLK_LVPECL_EN = 0 = 0, and TMSTP_LVPECL	, SYSRËF_LVPECL_EN		50		Ω
		Self-biasing common-mode AC-coupled (DEVCLK_LVI 0)			0.3		
V <sub>CM</sub> Input combiased	Input common-mode voltage, self-biased	Self-biasing common-mode voltage for SYSREF± when AC-coupled (SYSREF_LVPECL_EN must be set to 0) and with receiver enabled (SYSREF_RECV_EN = 1)			0.28		٧
		Self-biasing common-mode voltage for SYSREF± when AC-coupled (SYSREF_LVPECL_EN must be set to 0) and with receiver disabled (SYSREF_RECV_EN = 0)			0.28		
C <sub>L_DIFF</sub>	Differential input capacitance	Between positive and nega	tive differential input pins		0.04		pF
C <sub>L_SE</sub>	Single-ended input capacitance	Each input to ground			0.5		pF
SERDES OU	TPUTS (DA[7:0]+, DA[7:0]-, DB[7:0]+, DB	[7:0]–)	<u> </u>				
V <sub>OD</sub>	Differential output voltage, peak-to- peak	100-Ω load		550	600	650	mV <sub>PP-DIFF</sub>
V <sub>CM</sub>	Output common-mode voltage	AC coupled			VD11 / 2		V
Z <sub>DIFF</sub>	Differential output impedance				100		Ω
CMOS INTE	RFACE: SCLK, SDI, SDO, SCS, PD, NCOA	.0, NCOA1, NCOB0, NCOB	1, CALSTAT, CALTRIG, OR	A0, ORA1, O	RB0, ORB1	, SYNCSE	
V <sub>IH</sub>	High-level input voltage	required input voltage		0.7			V
V <sub>IL</sub>	Low-level input voltage	required input voltage				0.45	V
I <sub>IH</sub>	High-level input current					40	μA
I <sub>IL</sub>	Low-level input current			-40			μA
Cı	Input capacitance				3.4		pF
V <sub>OH</sub>	High-level output voltage	I <sub>LOAD</sub> = -400 μA		1.65			V
V <sub>OL</sub>	Low-level output voltage	I <sub>LOAD</sub> = 400 μA			,	150	mV



### 6.6 Electrical Characteristics: Power Consumption

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
I <sub>VA19</sub>	1.9-V analog supply current		950		mA
I <sub>VA11</sub>	1.1-V analog supply current	Power mode 1: JMODE 6 (single-channel mode, 16 lanes, 8B/10B encoding),	870		mA
I <sub>VD11</sub>	1.1-V digital supply current	foreground calibration	1010		mA
P <sub>DIS</sub>	Power dissipation		3.8		W
I <sub>VA19</sub>	1.9-V analog supply current		925	1050	mA
I <sub>VA11</sub>	1.1-V analog supply current	Power mode 2: JMODE 44 (single-	870	1000	mA
I <sub>VD11</sub>	1.1-V digital supply current	channel mode, 8 lanes, 64B/66B encoding), foreground calibration	960	1150	mA
P <sub>DIS</sub>	Power dissipation		3.7	4.2	W
I <sub>VA19</sub>	1.9-V analog supply current		1255		mA
I <sub>VA11</sub>	1.1-V analog supply current	Power mode 3: JMODE 6 (single-channel mode, 16 lanes, 8B/10B encoding),	1050		mA
I <sub>VD11</sub>	1.1-V digital supply current	background calibration	1160		mA
P <sub>DIS</sub>	Power dissipation		4.65		W
I <sub>VA19</sub>	1.9-V analog supply current		44		mA
I <sub>VA11</sub>	1.1-V analog supply current	Power mode 7: PD pin held high, clock	27		mA
I <sub>VD11</sub>	1.1-V digital supply current	disabled	33		mA
P <sub>DIS</sub>	Power dissipation		0.15		W



	PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
EDDW/	Full-power input bandwidth	Foreground calibra	tion	8.1		- CI-
FPBW	(-3 dB) <sup>(1)</sup>	Background calibra	ation	8.1		GHz
		Aggressor = 1 GHz	z, –1 dBFS	-81		
XTALK	Channel-to-channel crosstalk	Aggressor = 3 GHz	z, –1 dBFS	-76		dB
	or ocotant	Aggressor = 6 GHz	z, –1 dBFS	-69		
CER	Code error rate	Maximum CER, do	es not include JESD204C interface BER	10 <sup>-18</sup>		Errors/ sample
NOISE <sub>DC</sub>	DC input noise standard deviation	No input, foregrour interleaving spur (f	nd calibration, excludes DC offset, includes fixed $_{\rm S}$ / 2 spur)	0.26		LSB
	Noise spectral density,	Maximum full-scale	e voltage (V <sub>FS</sub> = 1.0 V <sub>PP</sub> ), A <sub>IN</sub> = –20 dBFS	-143.4		dBFS/
NSD	excludes fixed interleaving spur (f <sub>S</sub> / 2 spur)	Default full-scale vo	oltage (V <sub>FS</sub> = 0.8 V <sub>PP</sub> ), A <sub>IN</sub> = -20 dBFS	-143.2		Hz
NF	Noise figure, $Z_S = 100 \Omega$	Maximum full-scale	e voltage (V <sub>FS</sub> = 1.0 V <sub>PP</sub> ), A <sub>IN</sub> = –20 dBFS	31.6		dB
INI	140ise ligure, 25 - 100 12	Default full-scale vo	oltage (V <sub>FS</sub> = 0.8 V <sub>PP</sub> ), A <sub>IN</sub> = -20 dBFS	29.9		ub
		f <sub>IN</sub> = 347 MHz	A <sub>IN</sub> = -1 dBFS	48.8		
			A <sub>IN</sub> = -3 dBFS	49		
			A <sub>IN</sub> = -12 dBFS	49.0		
			$A_{IN} = -3 \text{ dBFS}, V_{FS} = 1.0 V_{PP}$	49.1		
		f <sub>IN</sub> = 997 MHz	A <sub>IN</sub> = -1 dBFS	48.7		
			$A_{IN} = -3 \text{ dBFS}$	48.9		
			A <sub>IN</sub> = -12 dBFS	49.0		
			A <sub>IN</sub> = -1 dBFS	46.5 48.6		
			$A_{IN} = -3 \text{ dBFS}$	48.8		
SNR	Signal-to-noise ratio, excluding DC, HD2 to	f <sub>IN</sub> = 2397 MHz	$A_{IN} = -12 \text{ dBFS}$	49.0		dBFS
SINIX	HD9, f <sub>S</sub> / 2, f <sub>S</sub> / 2 – f <sub>IN</sub> ,		$A_{IN} = -3 \text{ dBFS}, V_{FS} = 1.0 V_{PP}$	49.0		ubi 3
			A <sub>IN</sub> = -1 dBFS	48.1		
		f <sub>IN</sub> = 4197 MHz	$A_{IN} = -3 \text{ dBFS}$	48.5		
			A <sub>IN</sub> = -12 dBFS	49.0		
			A <sub>IN</sub> = -1 dBFS	47.7		
		f <sub>IN</sub> = 5997 MHz	$A_{IN} = -3 \text{ dBFS}$	48.2		
			$A_{IN} = -12 \text{ dBFS}$	48.9		
			A <sub>IN</sub> = -1 dBFS	47.1		
			$A_{IN} = -3 \text{ dBFS}$	47.8		
			A <sub>IN</sub> = -12 dBFS	48.9		



	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			A <sub>IN</sub> = -1 dBFS		48.5		
		f = 247 MU=	A <sub>IN</sub> = -3 dBFS		48.8		
		f <sub>IN</sub> = 347 MHz	A <sub>IN</sub> = -12 dBFS		48.9		
			$A_{IN} = -3$ dBFS, $V_{FS} = 1.0 V_{PP}$		48.9		
			A <sub>IN</sub> = -1 dBFS		48.4		
		f <sub>IN</sub> = 997 MHz	A <sub>IN</sub> = -3 dBFS		48.8		
			A <sub>IN</sub> = -12 dBFS		48.9		
			A <sub>IN</sub> = -1 dBFS	45.5	48.4		
		f 0007 MIL	A <sub>IN</sub> = -3 dBFS		48.7		
SINAD distortion ratio	Signal-to-noise and	f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS		48.9		
	distortion ratio, excluding DC and f <sub>S</sub> / 2 fixed spurs	;	$A_{IN} = -3$ dBFS, $V_{FS} = 1.0 V_{PP}$		48.9		dBFS
			A <sub>IN</sub> = -1 dBFS		47.6		
		f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS		48.2		
			A <sub>IN</sub> = -12 dBFS		48.8		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -1 dBFS		45.5		
			A <sub>IN</sub> = -3 dBFS		47.4		-
			A <sub>IN</sub> = -12 dBFS		48.8		
			A <sub>IN</sub> = -1 dBFS		45.8		
		f <sub>IN</sub> = 7597 MHz	A <sub>IN</sub> = -3 dBFS		47.4		
			A <sub>IN</sub> = -12 dBFS		48.7		
		f <sub>IN</sub> = 347 MHz	A <sub>IN</sub> = -1 dBFS		7.8		
			$A_{IN} = -3 \text{ dBFS}$		7.8		
			A <sub>IN</sub> = -12 dBFS		7.8		
			$A_{IN} = -3$ dBFS, $V_{FS} = 1.0 V_{PP}$		7.8		
		f <sub>IN</sub> = 997 MHz	A <sub>IN</sub> = -1 dBFS		7.7		
			A <sub>IN</sub> = -3 dBFS		7.8		
			A <sub>IN</sub> = -12 dBFS		7.9		
			A <sub>IN</sub> = -1 dBFS	7.27	7.8		
			A <sub>IN</sub> = -3 dBFS		7.8		
	Effective number of bits,	f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS		7.8		
NOB	excluding DC and f <sub>S</sub> / 2 fixed spurs		$A_{IN} = -3 \text{ dBFS}, V_{FS} = 1.0 V_{PP}$		7.8		bits
	Spuis		A <sub>IN</sub> = -1 dBFS		7.6		
		f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS		7.7		
			$A_{IN} = -12 \text{ dBFS}$		7.8		
			A <sub>IN</sub> = -1 dBFS		7.3		
		f <sub>IN</sub> = 5997 MHz	$A_{IN} = -3 \text{ dBFS}$		7.6		
			$A_{IN} = -12 \text{ dBFS}$		7.8		
			$A_{IN} = -1 \text{ dBFS}$		7.3		
		f <sub>IN</sub> = 7597 MHz	$A_{IN} = -3 \text{ dBFS}$		7.6		
		iiv	$A_{IN} = -12 \text{ dBFS}$		7.8		

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			A <sub>IN</sub> = -1 dBFS		65		
		6 047.1411	A <sub>IN</sub> = -3 dBFS		68		
		f <sub>IN</sub> = 347 MHz	A <sub>IN</sub> = -12 dBFS		68		
			$A_{IN} = -3 \text{ dBFS}, V_{FS} = 1.0 V_{PP}$		67		
			A <sub>IN</sub> = -1 dBFS		63		
		f <sub>IN</sub> = 997 MHz	A <sub>IN</sub> = -3 dBFS		69		
			A <sub>IN</sub> = -12 dBFS		68		
			A <sub>IN</sub> = -1 dBFS	52	67		
			A <sub>IN</sub> = -3 dBFS		69		
	Spurious-free dynamic	f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS		69		
SFDR	range, excluding DC and f <sub>S</sub> / 2 fixed spurs		$A_{IN} = -3 \text{ dBFS}, V_{FS} = 1.0 V_{PP}$		69		dBFS
			A <sub>IN</sub> = -1 dBFS		59		
		f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS		63		
			A <sub>IN</sub> = -12 dBFS		68		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -1 dBFS		52		
			A <sub>IN</sub> = -3 dBFS		58		
			A <sub>IN</sub> = -12 dBFS		68		
			A <sub>IN</sub> = -1 dBFS		53		
		f <sub>IN</sub> = 7597 MHz	A <sub>IN</sub> = -3 dBFS		61		
			A <sub>IN</sub> = -12 dBFS		69		
		f <sub>IN</sub> = 347 MHz	AIN = -1 dBFS		-74		
			A <sub>IN</sub> = -3 dBFS		-76		
			A <sub>IN</sub> = -12 dBFS		-78		
			$A_{IN} = -3 \text{ dBFS}, V_{FS} = 1.0 V_{PP}$		-75		
			A <sub>IN</sub> = -1 dBFS		-74		
		f <sub>IN</sub> = 997 MHz	A <sub>IN</sub> = -3 dBFS		-76		
			A <sub>IN</sub> = -12 dBFS		-75		
			A <sub>IN</sub> = -1 dBFS		-74	-55	
			A <sub>IN</sub> = -3 dBFS		-74		
	2nd-order harmonic	f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS		-78		
HD2	distortion		$A_{IN} = -3 \text{ dBFS}, V_{FS} = 1.0 V_{PP}$		-75		dBFS
			A <sub>IN</sub> = -1 dBFS		-61		
		f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS		-65		
			A <sub>IN</sub> = -12 dBFS		-77		
			A <sub>IN</sub> = -1 dBFS		-55		
		f <sub>IN</sub> = 5997 MHz	$A_{IN} = -3 \text{ dBFS}$		-60		
			A <sub>IN</sub> = -12 dBFS		-73		
			$A_{IN} = -1 \text{ dBFS}$		-64		
		f <sub>IN</sub> = 7597 MHz	$A_{IN} = -3 \text{ dBFS}$		-69		
			$A_{IN} = -12 \text{ dBFS}$		<b>–75</b>		



	PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
			AIN = -1 dBFS	-66	i	
		f <sub>IN</sub> = 347 MHz	$A_{IN} = -3 \text{ dBFS}$	-72		
			$A_{IN} = -12 \text{ dBFS}$	-73		
			$A_{IN} = -3$ dBFS, $V_{FS} = 1.0 V_{PP}$	-70		
			A <sub>IN</sub> = -1 dBFS	-63		
		f <sub>IN</sub> = 997 MHz	A <sub>IN</sub> = -3 dBFS	-79		
			A <sub>IN</sub> = -12 dBFS	<b>–7</b> 5		
			A <sub>IN</sub> = -1 dBFS	<b>–71</b>	-55	
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -3 dBFS	-72		
ורט	2rd order harmonic distortion	11N - 5397 MHZ	A <sub>IN</sub> = -12 dBFS	-80		ADEC
ID3	3rd-order harmonic distortion		$A_{IN} = -3$ dBFS, $V_{FS} = 1.0 V_{PP}$	-73		dBFS
			A <sub>IN</sub> = -1 dBFS	-65		
		f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS	-65		
			A <sub>IN</sub> = -12 dBFS	-75		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -1 dBFS	-53		
			A <sub>IN</sub> = -3 dBFS	-61		
			A <sub>IN</sub> = -12 dBFS	<b>–71</b>		
			A <sub>IN</sub> = -1 dBFS	-53		
		f <sub>IN</sub> = 7597 MHz	A <sub>IN</sub> = -3 dBFS	-62		
			A <sub>IN</sub> = -12 dBFS	-87		
			AIN = -1 dBFS	-73		
			A <sub>IN</sub> = -3 dBFS	-73		
		f <sub>IN</sub> = 347 MHz	A <sub>IN</sub> = -12 dBFS	-78		
			$A_{IN} = -3 \text{ dBFS}, V_{FS} = 1.0 V_{PP}$	-73		
		f <sub>IN</sub> = 997 MHz	A <sub>IN</sub> = -1 dBFS	-69		
			A <sub>IN</sub> = -3 dBFS	<b>–71</b>		
			A <sub>IN</sub> = -12 dBFS	_79		
			A <sub>IN</sub> = -1 dBFS	-70	-52	
			A <sub>IN</sub> = -3 dBFS	-74		
	f <sub>S</sub> / 2 – f <sub>IN</sub> input signal	f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS	-75		
$_{\rm S}$ / 2 – $\rm f_{\rm IN}$	dependent interleaving spur		$A_{IN} = -3$ dBFS, $V_{FS} = 1.0 V_{PP}$	_74		dBFS
			A <sub>IN</sub> = -1 dBFS	-67		
		f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS	-68		
		"	A <sub>IN</sub> = -12 dBFS	_74		
			A <sub>IN</sub> = -1 dBFS	-67		
		f <sub>IN</sub> = 5997 MHz	$A_{IN} = -3 \text{ dBFS}$	-69		
			$A_{IN} = -12 \text{ dBFS}$			
			$A_{IN} = -1 \text{ dBFS}$	-62		
		f <sub>IN</sub> = 7597 MHz	$A_{IN} = -3 \text{ dBFS}$			
		1007 1011 12	$A_{IN} = -12 \text{ dBFS}$			-
<sub>S</sub> / 2	f <sub>S</sub> / 2 fixed interleaving spur, independent of input signal	A <sub>IN</sub> = -20 dBFS	, 11N 12 051 0			dBFS

	PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
			AIN = -1 dBFS	-70		
		f = 247 MH=	A <sub>IN</sub> = -3 dBFS	-70		
		f <sub>IN</sub> = 347 MHz	A <sub>IN</sub> = -12 dBFS	-70		
			$A_{IN} = -3$ dBFS, $V_{FS} = 1.0 V_{PP}$	-70		
			A <sub>IN</sub> = -1 dBFS	-68		
		f <sub>IN</sub> = 997 MHz	A <sub>IN</sub> = -3 dBFS	-71		
			A <sub>IN</sub> = -12 dBFS	-68		
			A <sub>IN</sub> = -1 dBFS	-72	-60	
		f - 0207 MUL	A <sub>IN</sub> = -3 dBFS	-72		
DUD	Worst spur, excluding DC,		A <sub>IN</sub> = -12 dBFS	-70		-IDE(
PUR	HD2, HD3, f <sub>S</sub> / 2 and f <sub>S</sub> / 2 - f <sub>IN</sub> spurs		$A_{IN} = -3$ dBFS, $V_{FS} = 1.0 V_{PP}$	-71		dBF
			A <sub>IN</sub> = -1 dBFS	-69		
		f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS	-71		
			A <sub>IN</sub> = -12 dBFS	-69		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -1 dBFS	-65		
			A <sub>IN</sub> = -3 dBFS	-70		
			A <sub>IN</sub> = -12 dBFS	-70		
			A <sub>IN</sub> = -1 dBFS	-69		
		f <sub>IN</sub> = 7597 MHz	A <sub>IN</sub> = -3 dBFS	-71		
			A <sub>IN</sub> = -12 dBFS	-70		
		f <sub>1</sub> = 343 MHz, f <sub>2</sub> = 353 MHz	A <sub>IN</sub> = -7 dBFS per tone	-80		
			A <sub>IN</sub> = –9 dBFS per tone	-77		
			A <sub>IN</sub> = –18 dBFS per tone	-77		
			$A_{IN}$ = -9 dBFS per tone, $V_{FS}$ = 1.0 $V_{PP}$	-79		-
		f <sub>1</sub> = 993 MHz,	A <sub>IN</sub> = -7 dBFS per tone	-80		
			A <sub>IN</sub> = –9 dBFS per tone	-82		
		f <sub>2</sub> = 1003 MHz	A <sub>IN</sub> = –18 dBFS per tone	-73		
			A <sub>IN</sub> = -7 dBFS per tone	-69		
		f <sub>1</sub> = 2393 MHz,	A <sub>IN</sub> = –9 dBFS per tone	-70		
	3rd-order intermodulation	f <sub>2</sub> = 2403 MHz	A <sub>IN</sub> = -18 dBFS per tone	-83		
MD3	distortion		$A_{IN}$ = -9 dBFS per tone, $V_{FS}$ = 1.0 $V_{PP}$	-69		dBF
			A <sub>IN</sub> = -7 dBFS per tone	-67		
		f <sub>1</sub> = 4193 MHz,	A <sub>IN</sub> = –9 dBFS per tone	-74		
		f <sub>2</sub> = 4203 MHz	A <sub>IN</sub> = -18 dBFS per tone	-73		
			A <sub>IN</sub> = -7 dBFS per tone	-59		
		f <sub>1</sub> = 5993 MHz,	A <sub>IN</sub> = -9 dBFS per tone	-66		
		f <sub>2</sub> = 6003 MHz	A <sub>IN</sub> = -18 dBFS per tone	-72		
			A <sub>IN</sub> = -7 dBFS per tone	-46		
		f <sub>1</sub> = 7593 MHz,	A <sub>IN</sub> = –9 dBFS per tone	-53		
		f <sub>2</sub> = 7603 MHz	A <sub>IN</sub> = –18 dBFS per tone	-79		

<sup>(1)</sup> Full-power input bandwidth (FPBW) is defined as the input frequency where the reconstructed output of the ADC has dropped 3 dB below the power of a full-scale input signal at a low input frequency. Useable bandwidth may exceed the –3-dB, full-power input bandwidth.



typical values at  $T_A$  = 25°C, VA19 = 1.9 V, VA11 = 1.1 V, VD11 = 1.1 V, default full-scale voltage, input signal applied to INA±,  $f_{\text{IN}}$  = 347 MHz,  $A_{\text{IN}}$  = -1 dBFS,  $f_{\text{CLK}}$  = 5.2 GHz, filtered 1-V<sub>PP</sub> sine-wave clock, JMODE = 6, Dither enabled with default settings, VA11, VD11 and VS11 noise suppression ON (EN\_VA11\_NOISE\_SUPPR = EN\_VD11\_NOISE\_SUPPR = EN\_VS11\_NOISE\_SUPPR = 1), and background calibration (unless otherwise noted); minimum and maximum values are at nominal supply voltages and over the operating free-air temperature range provided in the *Recommended Operating Conditions* table

	PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
EDDIA	Full-power input bandwidth	Foreground calibra	ition	7.9		011
FPBW	(-3 dB) <sup>(1)</sup>	Background calibra	ation	7.9		GHz
CER	Code error rate	Maximum CER, do	nes not include JESD204C interface BER	10 <sup>-18</sup>		Errors/ sample
NOISE <sub>DC</sub>	DC input noise standard deviation		nd calibration, excludes DC offset, includes fixed (f <sub>S</sub> / 2 and f <sub>S</sub> / 4 spurs), OS_CAL enabled	0.15		LSB
	Noise spectral density,	Maximum full-scale	e voltage (V <sub>FS</sub> = 1.0 V <sub>PP</sub> ), A <sub>IN</sub> = –20 dBFS	-146.2		dBFS/
NSD	excludes fixed interleaving spurs (f <sub>S</sub> / 2 and f <sub>S</sub> / 4 spur)	Default full-scale v	oltage (V <sub>FS</sub> = 0.8 V <sub>PP</sub> ), A <sub>IN</sub> = -20 dBFS	-146.0		Hz
NF	Noise figure, $Z_S = 100 \Omega$	Maximum full-scale	e voltage (V <sub>FS</sub> = 1.0 V <sub>PP</sub> ), A <sub>IN</sub> = -20 dBFS	28.7		dB
INI	Noise figure, 25 - 100 12	Default full-scale v	oltage (V <sub>FS</sub> = 0.8 V <sub>PP</sub> ), A <sub>IN</sub> = -20 dBFS	27.1		uБ
			A <sub>IN</sub> = -1 dBFS	48.7		
		f <sub>IN</sub> = 347 MHz	$A_{IN} = -3 \text{ dBFS}$	48.9		
			A <sub>IN</sub> = -12 dBFS	49.0		
			$A_{IN} = -3 \text{ dBFS}, V_{FS} = 1.0 V_{PP}$	49.0		
		f <sub>IN</sub> = 997 MHz	A <sub>IN</sub> = -1 dBFS	48.7		
			A <sub>IN</sub> = -3 dBFS	48.8		
			A <sub>IN</sub> = -12 dBFS	49.0		
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -1 dBFS	46.8 48.6		
	Signal-to-noise ratio,		A <sub>IN</sub> = -3 dBFS	48.7		
SNR	excluding DC, HD2 to		A <sub>IN</sub> = -12 dBFS	49.0		dBFS
SINIX	HD9, f <sub>S</sub> / 2, f <sub>S</sub> / 4, f <sub>S</sub> / 2 – f <sub>IN</sub> , f <sub>S</sub> / 4 ± f <sub>IN</sub>		$A_{IN} = -3 \text{ dBFS}, V_{FS} = 1.0 V_{PP}$	48.9		ubi 3
	IN, IS / 4 IN		A <sub>IN</sub> = -1 dBFS	48.2		
		f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS	48.5		
			A <sub>IN</sub> = -12 dBFS	48.9		
			A <sub>IN</sub> = -1 dBFS	47.7		
		f <sub>IN</sub> = 5997 MHz	$A_{IN} = -3 \text{ dBFS}$	48.1		
			A <sub>IN</sub> = -12 dBFS	49.0		
			A <sub>IN</sub> = -1 dBFS	47.1		
			$A_{IN} = -3 \text{ dBFS}$	47.7		
			A <sub>IN</sub> = -12 dBFS	48.9		

Submit Document Feedback

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			A <sub>IN</sub> = -1 dBFS		48.2		
		f <sub>IN</sub> = 347 MHz	A <sub>IN</sub> = -3 dBFS		48.5		
		11N - 347 WILL	A <sub>IN</sub> = -12 dBFS		48.8		
			$A_{IN} = -3 \text{ dBFS}, V_{FS} = 1.0 V_{PP}$		48.7		
			A <sub>IN</sub> = -1 dBFS		47.9		
		f <sub>IN</sub> = 997 MHz	A <sub>IN</sub> = -3 dBFS		48.4		
			A <sub>IN</sub> = -12 dBFS		48.8		
			A <sub>IN</sub> = -1 dBFS	44.5	47.3		
		f - 0007 MILE	A <sub>IN</sub> = -3 dBFS		47.8		
	Signal-to-noise and	f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS		48.7		IDEO
SINAD	distortion ratio, excluding DC and f <sub>S</sub> / 2 fixed spurs		$A_{IN} = -3 \text{ dBFS}, V_{FS} = 1.0 V_{PP}$		48.0		dBFS
		f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -1 dBFS		46.5		
			A <sub>IN</sub> = -3 dBFS		47.3		
			A <sub>IN</sub> = -12 dBFS		48.6		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -1 dBFS		45.5		
			A <sub>IN</sub> = -3 dBFS		46.9		
			A <sub>IN</sub> = -12 dBFS		48.7		
			A <sub>IN</sub> = -1 dBFS		44.9		
		f <sub>IN</sub> = 7597 MHz	A <sub>IN</sub> = -3 dBFS		46.3		
			A <sub>IN</sub> = -12 dBFS		48.6		
		f <sub>IN</sub> = 347 MHz	A <sub>IN</sub> = -1 dBFS		7.7		
			A <sub>IN</sub> = -3 dBFS		7.7		
			A <sub>IN</sub> = -12 dBFS		7.8		
			$A_{IN} = -3$ dBFS, $V_{FS} = 1.0 V_{PP}$		7.8		
		f <sub>IN</sub> = 997 MHz	A <sub>IN</sub> = -1 dBFS		7.7		
			A <sub>IN</sub> = -3 dBFS		7.7		
			A <sub>IN</sub> = -12 dBFS		7.8		
			A <sub>IN</sub> = -1 dBFS	7.1	7.6		
			$A_{IN} = -3 \text{ dBFS}$		7.7		
	Effective number of bits,	f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS		7.8		
ENOB	excluding DC and f <sub>S</sub> / 2 fixed spurs		$A_{IN} = -3$ dBFS, $V_{FS} = 1.0 V_{PP}$		7.7		bits
	Sparo		A <sub>IN</sub> = -1 dBFS		7.4		
		f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS		7.6		
			A <sub>IN</sub> = -12 dBFS		7.8		
			A <sub>IN</sub> = -1 dBFS		7.3		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS		7.5		
			A <sub>IN</sub> = -12 dBFS		7.8		
			A <sub>IN</sub> = -1 dBFS		7.2		
		f <sub>IN</sub> = 7597 MHz	A <sub>IN</sub> = -3 dBFS		7.4		
		"'	A <sub>IN</sub> = -12 dBFS		7.8		



	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			A <sub>IN</sub> = -1 dBFS		63		
		f <sub>IN</sub> = 347 MHz	$A_{IN} = -3 \text{ dBFS}$		66		
		IIN - 347 WI IZ	A <sub>IN</sub> = -12 dBFS		70		
			$A_{IN} = -3 \text{ dBFS}, V_{FS} = 1.0 V_{PP}$		65		
			A <sub>IN</sub> = -1 dBFS		60		
		f <sub>IN</sub> = 997 MHz	A <sub>IN</sub> = -3 dBFS		63		
			A <sub>IN</sub> = -12 dBFS		69		
			A <sub>IN</sub> = -1 dBFS	46	56		
		f = 2207 MHz	A <sub>IN</sub> = -3 dBFS		59		
SEDB	Spurious free dynamic range, excluding DC, f <sub>S</sub> / 4	f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS		67		ADEC
SFDR	and f <sub>S</sub> / 2 fixed spurs		$A_{IN} = -3$ dBFS, $V_{FS} = 1.0 V_{PP}$		58		dBFS
			A <sub>IN</sub> = -1 dBFS		55		
		f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS		57		
			A <sub>IN</sub> = -12 dBFS		65		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -1 dBFS		53		
			A <sub>IN</sub> = -3 dBFS		56		
			A <sub>IN</sub> = -12 dBFS		65		
			A <sub>IN</sub> = -1 dBFS		51		
		f <sub>IN</sub> = 7597 MHz	A <sub>IN</sub> = -3 dBFS		54		
			A <sub>IN</sub> = -12 dBFS		63		
		f <sub>IN</sub> = 347 MHz	A <sub>IN</sub> = -1 dBFS		-74		
			A <sub>IN</sub> = -3 dBFS		-75		
			A <sub>IN</sub> = -12 dBFS		-82		
			$A_{IN} = -3$ dBFS, $V_{FS} = 1.0 V_{PP}$		-77		
		f <sub>IN</sub> = 997 MHz	A <sub>IN</sub> = -1 dBFS		-77		
			A <sub>IN</sub> = -3 dBFS		-77		
			A <sub>IN</sub> = -12 dBFS		-82		
			A <sub>IN</sub> = -1 dBFS		-71	-55	
		6 0007 MIL	A <sub>IN</sub> = -3 dBFS		-76		
LIBO	2nd-order harmonic	f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS		-85		IDEO
HD2	distortion		$A_{IN} = -3$ dBFS, $V_{FS} = 1.0 V_{PP}$		-75		dBFS
			A <sub>IN</sub> = -1 dBFS		-63		
		f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS		-64		
			A <sub>IN</sub> = -12 dBFS		-80		
			A <sub>IN</sub> = -1 dBFS		-62		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS		-65		
			A <sub>IN</sub> = -12 dBFS		-80		
			A <sub>IN</sub> = -1 dBFS		-68		
		⊢	A <sub>IN</sub> = -3 dBFS		-72		
			A <sub>IN</sub> = -12 dBFS		-83		



	PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
			A <sub>IN</sub> = -1 dBFS	-65		
		f <sub>IN</sub> = 347 MHz	$A_{IN} = -3 \text{ dBFS}$	-71		
			A <sub>IN</sub> = -12 dBFS	-76		
			$A_{IN} = -3$ dBFS, $V_{FS} = 1.0 V_{PP}$	-68		
			A <sub>IN</sub> = -1 dBFS	-63		
		f <sub>IN</sub> = 997 MHz	A <sub>IN</sub> = -3 dBFS	-78		
			A <sub>IN</sub> = -12 dBFS	-76		
			A <sub>IN</sub> = -1 dBFS	-70	-55	
		f = 2207 MU-7	A <sub>IN</sub> = -3 dBFS	-73		
חט	3rd-order harmonic distortion	f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS	-83		ADEC
HD3	Sid-order Harmonic distortion		$A_{IN}$ = -3 dBFS, $V_{FS}$ = 1.0 $V_{PP}$	-74		dBFS
			A <sub>IN</sub> = -1 dBFS	-70		
		f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS	-66		
			A <sub>IN</sub> = -12 dBFS	-75		
			A <sub>IN</sub> = -1 dBFS	-55		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS	-62		
			A <sub>IN</sub> = -12 dBFS	-71		
			A <sub>IN</sub> = -1 dBFS	-53		
		f <sub>IN</sub> = 7597 MHz	A <sub>IN</sub> = -3 dBFS	-64		
			A <sub>IN</sub> = -12 dBFS	-86		
		f <sub>IN</sub> = 347 MHz	A <sub>IN</sub> = -1 dBFS	-68		
			A <sub>IN</sub> = -3 dBFS	-68		
			A <sub>IN</sub> = -12 dBFS	-73		
			$A_{IN} = -3$ dBFS, $V_{FS} = 1.0 V_{PP}$	-67		
		f <sub>IN</sub> = 997 MHz	A <sub>IN</sub> = -1 dBFS	-62		
			A <sub>IN</sub> = -3 dBFS	-63		
			A <sub>IN</sub> = -12 dBFS	-75		
			A <sub>IN</sub> = -1 dBFS	-56	-46	
			A <sub>IN</sub> = -3 dBFS	-60		
	f <sub>S</sub> / 2 – f <sub>IN</sub> input signal	f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS	-68		
$_{\rm S}$ / 2 – $f_{\rm IN}$	dependent interleaving spur		$A_{IN} = -3$ dBFS, $V_{FS} = 1.0 V_{PP}$	-59		dBFS
			A <sub>IN</sub> = -1 dBFS	-56		
		f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS	-58		
			A <sub>IN</sub> = -12 dBFS	-67		
			A <sub>IN</sub> = -1 dBFS	-54		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS	-56		
			A <sub>IN</sub> = -12 dBFS	-68		
			A <sub>IN</sub> = -1 dBFS	-52		
		f <sub>IN</sub> = 7597 MHz	A <sub>IN</sub> = -3 dBFS	-55		
			A <sub>IN</sub> = -12 dBFS	-64		



	PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
			A <sub>IN</sub> = -1 dBFS	-74		
		f <sub>IN</sub> = 347 MHz	$A_{IN} = -3 \text{ dBFS}$	-74		
		11N - 347 WI IZ	$A_{IN} = -12 \text{ dBFS}$	-80		
			$A_{IN} = -3 \text{ dBFS}, V_{FS} = 1.0 V_{PP}$	-74		
			A <sub>IN</sub> = -1 dBFS	-71		
		f <sub>IN</sub> = 997 MHz	A <sub>IN</sub> = -3 dBFS	-70		
			A <sub>IN</sub> = -12 dBFS	-77		
			A <sub>IN</sub> = -1 dBFS	-69	-50	
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -3 dBFS	-74		
<sub>S</sub> / 4 ± f <sub>IN</sub>	f <sub>S</sub> / 4 ± f <sub>IN</sub> input signal	IIN - 5297 MI IZ	A <sub>IN</sub> = -12 dBFS	-79		dBFS
S/4±IN	dependent interleaving spur		$A_{IN} = -3 \text{ dBFS}, V_{FS} = 1.0 V_{PP}$	-75		ubi 3
			A <sub>IN</sub> = -1 dBFS	-69		
		f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS	-69		
			A <sub>IN</sub> = -12 dBFS	-77		
			A <sub>IN</sub> = -1 dBFS	-70		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS	-69		
			A <sub>IN</sub> = -12 dBFS	-78		
			A <sub>IN</sub> = -1 dBFS	-67		
		f <sub>IN</sub> = 7597 MHz	A <sub>IN</sub> = -3 dBFS	-68		
			A <sub>IN</sub> = -12 dBFS	-77		
	f <sub>S</sub> / 2 fixed interleaving spur,	$A_{IN} = -20 \text{ dBFS, O}$	S_CAL disabled	-64		
<sub>S</sub> / 2	independent of input signal	$A_{IN} = -20 \text{ dBFS, O}$	S_CAL enabled	-73		dBFS
S / 4	f <sub>S</sub> / 4 fixed interleaving spur, independent of input signal	A <sub>IN</sub> = -20 dBFS		-66	-50	dBFS
		f <sub>IN</sub> = 347 MHz	A <sub>IN</sub> = -1 dBFS	-70		
			A <sub>IN</sub> = -3 dBFS	-71		
			A <sub>IN</sub> = -12 dBFS	-71		
			$A_{IN} = -3$ dBFS, $V_{FS} = 1.0 V_{PP}$	-70		
			A <sub>IN</sub> = -1 dBFS	-68		
		f <sub>IN</sub> = 997 MHz	A <sub>IN</sub> = -3 dBFS	-72		
			A <sub>IN</sub> = -12 dBFS	-68		
			A <sub>IN</sub> = -1 dBFS	-73	-58	
			A <sub>IN</sub> = -3 dBFS	-73		
	Worst spur, excluding DC,	f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS	-71		
PUR	HD2, HD3, $f_S / 2$ , $f_S / 4$ , $f_S / 2$ - $f_{IN}$ , and $f_S / 4 \pm f_{IN}$		$A_{IN} = -3$ dBFS, $V_{FS} = 1.0 V_{PP}$	-72		dBFS
	IIIN, and IS / I Z IIIN		A <sub>IN</sub> = -1 dBFS	-68		
		f <sub>IN</sub> = 4197 MHz	$A_{IN} = -3 \text{ dBFS}$	-71		
		""	A <sub>IN</sub> = -12 dBFS	-68		
			A <sub>IN</sub> = -1 dBFS	-65		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS	<b>–70</b>		
			A <sub>IN</sub> = -12 dBFS	_71		
			A <sub>IN</sub> = -1 dBFS			
		f <sub>IN</sub> = 7597 MHz	$A_{IN} = -3 \text{ dBFS}$			
			$A_{IN} = -12 \text{ dBFS}$			

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		f <sub>1</sub> = 343 MHz, f <sub>2</sub> = 353 MHz	A <sub>IN</sub> = -7 dBFS per tone		-77		
			A <sub>IN</sub> = –9 dBFS per tone		-81		
			A <sub>IN</sub> = -18 dBFS per tone		<b>–77</b>		
			$A_{IN} = -9$ dBFS per tone, $V_{FS} = 1.0 V_{PP}$		-82		
		f <sub>1</sub> = 993 MHz, f <sub>2</sub> = 1003 MHz	A <sub>IN</sub> = -7 dBFS per tone		-80		
	3rd-order intermodulation distortion		A <sub>IN</sub> = –9 dBFS per tone		-82		
			A <sub>IN</sub> = -18 dBFS per tone		-73		
		f <sub>1</sub> = 2393 MHz, f <sub>2</sub> = 2403 MHz	A <sub>IN</sub> = -7 dBFS per tone		-69		
			A <sub>IN</sub> = –9 dBFS per tone		-70		
IMD3			A <sub>IN</sub> = -18 dBFS per tone		-84		dBFS
IIVID3			$A_{IN} = -9$ dBFS per tone, $V_{FS} = 1.0 V_{PP}$		-69		ubro
		f <sub>1</sub> = 4193 MHz, f <sub>2</sub> = 4203 MHz	A <sub>IN</sub> = -7 dBFS per tone		-68		
			A <sub>IN</sub> = –9 dBFS per tone		<b>–</b> 75		
			A <sub>IN</sub> = -18 dBFS per tone		-73		
		f <sub>1</sub> = 5993 MHz, f <sub>2</sub> = 6003 MHz	A <sub>IN</sub> = -7 dBFS per tone		-60		
			A <sub>IN</sub> = –9 dBFS per tone		-67		
			A <sub>IN</sub> = -18 dBFS per tone		-72		
		f <sub>1</sub> = 7593 MHz, f <sub>2</sub> = 7603 MHz	A <sub>IN</sub> = -7 dBFS per tone		-49		
			A <sub>IN</sub> = –9 dBFS per tone		-55		
			A <sub>IN</sub> = -18 dBFS per tone		-81		

<sup>(1)</sup> Full-power input bandwidth (FPBW) is defined as the input frequency where the reconstructed output of the ADC has dropped 3 dB below the power of a full-scale input signal at a low input frequency. Useable bandwidth may exceed the –3-dB, full-power input bandwidth.



#### 6.9 Timing Requirements

			MIN	NOM	MAX	UNIT
DEVICE (SAMP	PLING) CLOCK (CLK+, CLK–)					
f <sub>CLK</sub>	Input clock frequency (CLK±), both single-channel and	800		5200	MHz	
t <sub>CLK</sub>	Input clock period (CLK±), both single-channel and dua	l-channel modes <sup>(1)</sup>	192		1250	ps
SYSREF (SYSF	REF+, SYSREF-)					
t <sub>INV(SYSREF)</sub>	Width of invalid SYSREF capture region of CLK± perior violation, as measured by SYSREF_POS status register		48		ps	
t <sub>INV(TEMP)</sub>	Drift of invalid SYSREF capture region over temperatur shift toward MSB of SYSREF_POS register, SYSREF_		0.02		ps/°C	
t <sub>INV(VA11)</sub>	Drift of invalid SYSREF capture region over VA11 supp indicates a shift toward MSB of SYSREF_POS register		-0.03		ps/mV	
	Delay of SYSREF_POS LSB <sup>(3)</sup>	SYSREF_ZOOM = 0		39		
t <sub>STEP(SP)</sub>		SYSREF_ZOOM = 1		24		ps
t <sub>(PH_SYS)</sub>	Minimum SYSREF± assertion duration with SYSREF V edge event		5*T <sub>CLK</sub> +4.5		ns	
t <sub>(PL_SYS)</sub>	Minimum SYSREF± de-assertion duration with SYSREF Windowing after SYSREF± falling edge event			5*T <sub>CLK</sub> +4.5		ns
JESD204B SYN	NC TIMING (SYNCSE OR TMSTP±)					
t <sub>(SYNCSE)</sub>	SYNCSE minimum assertion time to trigger link resync	hronization		4		Frames
SERIAL PROG	RAMMING INTERFACE (SCLK, SDI, SCS)				'	
f <sub>CLK(SCLK)</sub>	Serial clock frequency				15.625	MHz
t <sub>(PH)</sub>	Serial clock high value pulse duration		32			ns
t <sub>(PL)</sub>	Serial clock low value pulse duration	32			ns	
t <sub>SU(SCS)</sub>	Setup time from SCS to rising edge of SCLK		30			ns
t <sub>H(SCS)</sub>	Hold time from rising edge of SCLK to SCS		30			ns
t <sub>SU(SDI)</sub>	Setup time from SDI to rising edge of SCLK		25			ns
t <sub>H(SDI)</sub>	Hold time from rising edge of SCLK to SDI		3			ns
<u> </u>						

- (1) Unless functionally limited to a smaller range in the Operating Modes table based on programmed JMODE.
- (2) Use SYSREF\_POS to select an optimal SYSREF\_SEL value for the SYSREF capture, see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section for more information on SYSREF windowing. The invalid region, specified by t<sub>INV(SYSREF)</sub>, indicates the portion of the CLK± period(t<sub>CLK</sub>), as measured by SYSREF\_SEL, that may result in a setup and hold violation. Verify that the timing skew between SYSREF± and CLK± over system operating conditions from the nominal conditions (that used to find optimal SYSREF\_SEL) does not result in the invalid region occurring at the selected SYSREF\_SEL position in SYSREF\_POS, otherwise a temperature dependent SYSREF\_SEL selection may be needed to track the skew between CLK± and SYSREF±.
- (3) It is recommended to use SYSREF\_ZOOM = 0 below f<sub>CLK</sub> = 3GHz and SYSREF\_ZOOM = 1 above f<sub>CLK</sub> = 3GHz



### **6.10 Switching Characteristics**

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
DEVICE (SA	AMPLING) CLOCK (CLK+, CLK-)				
t <sub>AD</sub>	Sampling (aperture) delay from the CLK± rising edge (dual-channel mode) or rising and falling edge (single-channel mode) to sampling instant	TAD_COARSE = 0x00, TAD_FINE = 0x00, and TAD_INV = 0	360		ps
	Maximum t <sub>AD</sub> adjust programmable delay,	Coarse adjustment (TAD_COARSE = 0xFF)	289		ps
	not including clock inversion (TAD_INV = 0)	Fine adjustment (TAD_FINE = 0xFF)	4.9		ps
	t <sub>AD</sub> adjust programmable delay step size	Coarse adjustment (TAD_COARSE)	1.13		ps
TAD(STEP)	tan aujust programmable delay step size	Fine adjustment (TAD_FINE)	19		fs
ĀJ	Aperture jitter, rms	Minimum t <sub>AD</sub> adjust coarse setting (TAD_COARSE = 0x00, TAD_INV = 0), dither disabled (ADC_DITH_EN = 0)	50		fs
ĀJ	Aperture jitter, rms	Minimum t <sub>AD</sub> adjust coarse setting (TAD_COARSE = 0x00, TAD_INV = 0), dither enabled (ADC_DITH_EN = 1)	60		fs
ĀJ	Aperture jitter, rms	Maximum t <sub>AD</sub> adjust coarse setting (TAD_COARSE = 0xFF) excluding TAD_INV (TAD_INV = 0), dither disabled (ADC_DITH_EN = 0)	65 <sup>(3)</sup>		fs
AJ	Aperture jitter, rms	Maximum t <sub>AD</sub> adjust coarse setting (TAD_COARSE = 0xFF) excluding TAD_INV (TAD_INV = 0), dither enabled (ADC_DITH_EN = 1)	74 <sup>(3)</sup>		fs
SERIAL DA	TA OUTPUTS (DA[7:0]+, DA[7:0]–, DB[7:0]+,	DB[7:0]-)		'	
SERDES	Serialized output bit rate		1	17.16	Gbps
JI	Serialized output unit interval		58.2	1000	ps
t <sub>TLH</sub>	Low-to-high transition time (differential)	20% to 80%, 8H8L test pattern, 13.0 Gbps	18.6		ps
t <sub>THL</sub>	High-to-low transition time (differential)	20% to 80%, 8H8L test pattern, 13.0 Gbps	18.4		ps
DDJ	Data dependent jitter, peak-to-peak	PRBS-7 test pattern, JMODE = 5, 13.0 Gbps	7.1		ps
DDJ	Data dependent jitter, peak-to-peak	PRBS-9 test pattern, JMODE = 44, 10.725 Gbps	7.1		ps
DCD	Even-odd jitter, peak-to-peak	PRBS-7 test pattern, JMODE = 5, 13.0 Gbps	0.22		ps
DCD	Even-odd jitter, peak-to-peak	PRBS-9 test pattern, JMODE = 44, 10.725 Gbps	0.06		ps
EBUJ	Effective bounded uncorrelated jitter, peak-to-peak	PRBS-7 test pattern, JMODE = 5, 13.0 Gbps	1.7		ps
EBUJ	Effective bounded uncorrelated jitter, peak-to-peak	PRBS-9 test pattern, JMODE = 44, 10.725 Gbps	0.30		ps
RJ	Unbounded random jitter, RMS	8H8L test pattern, JMODE = 5, 13.0 Gbps	0.75		ps
RJ	Unbounded random jitter, RMS	8H8L test pattern, JMODE = 44, 10.725 Gbps	1.1		ps
ГЈ	Total jitter, peak-to-peak, with unbounded random jitter portion defined with respect to a BER = 1e-15 (Q = 7.94)	PRBS-7 test pattern, JMODE = 5, 13.0 Gbps	18.5		ps
ТЈ	Total jitter, peak-to-peak, with unbounded random jitter portion defined with respect to a BER = 1e-15 (Q = 7.94)	PRBS-9 test pattern, JMODE = 44, 10.725 Gbps	25.4		ps



#### **6.10 Switching Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
ADC CORE LATENCY								
t <sub>ADC</sub>	Deterministic delay from the CLK± edge that samples the reference sample to the CLK± edge that samples SYSREF going high <sup>(1)</sup>	JMODE = 5, 44		-9.5		t <sub>CLK</sub> cycles		
		JMODE = 7		-10		t <sub>CLK</sub> cycles		
		JMODE = 6, 50		-13.5		t <sub>CLK</sub> cycles		
		JMODE = 8, 51		-14		t <sub>CLK</sub> cycles		
		JMODE = 34		6.5		t <sub>CLK</sub> cycles		
		JMODE = 35		6		t <sub>CLK</sub> cycles		
		JMODE = 45		-10.0		t <sub>CLK</sub> cycles		


### **6.10 Switching Characteristics (continued)**


PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
JESD204	IC AND SERIALIZER LATENCY				
t <sub>TX</sub>		JMODE = 5	143	168	
	Delegation the Olivinisian advantage	JMODE = 6, 8	191	215	
	Delay from the CLK± rising edge that samples SYSREF high to the first bit of the	JMODE = 7	143	168	
	multiframe (8B/10B encoding) or extended	JMODE = 34	102	119	t avalaa
	multiblock (64B/66B encoding) on the JESD204C serial output lane	JMODE = 35	103	119	t <sub>CLK</sub> cycles
	corresponding to the reference sample of	JMODE = 44, 45	179	202	
	t <sub>ADC</sub> <sup>(2)</sup>	JMODE = 50	267	291	
		JMODE = 51	268	291	
SERIAL F	PROGRAMMING INTERFACE (SDO)				
t <sub>(OZD)</sub>	Delay from the falling edge of the 16th SCLK cycle during read operation for SDO transition from tri-state to valid data		1		ns
t <sub>(ODZ)</sub>	Delay from the SCS rising edge for SDO tra	Delay from the SCS rising edge for SDO transition from valid data to tri-state		10	ns
t <sub>(OD)</sub>	Delay from the falling edge of SCLK during read operation to SDO valid		1	12	ns

- (1) t<sub>ADC</sub> is an exact, unrounded, deterministic delay. The delay can be negative if the reference sample is sampled after the SYSREF high capture point, in which case the total latency is smaller than the delay given by t<sub>TX</sub>.
- (2) The values given for t<sub>TX</sub> include deterministic and non-deterministic delays. Over process, temperature, and voltage, the delay will vary. JESD204B accounts for these variations when operating in subclass-1 mode in order to achieve deterministic latency. Proper receiver RBD values must be chosen such that the elastic buffer release point does not occur within the invalid region of the local multiframe clock (LMFC) cycle.
- (3) t<sub>AJ</sub> increases because of additional attenuation on the internal clock path.





#### 6.11 Typical Characteristics













typical values at  $T_A$  = 25°C, VA19 = 1.9 V, VA11 = VD11 = 1.1 V, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000), input signal applied to INA± in single-channel modes,  $f_{IN}$  = 347 MHz,  $A_{IN}$  = -1 dBFS,  $f_{CLK}$  = 5.2GHz, filtered, 1-V<sub>PP</sub> sine-wave clock, JMODE = 7, dither enabled with default settings, VA11, VD11 and VS11 noise suppression ON (EN\_VA11\_NOISE\_SUPPR = EN\_VD11\_NOISE\_SUPPR = EN\_VD11\_NOISE\_SUPPR = 1), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and fixed-frequency interleaving spurs






図 6-29. DES Mode: SNR vs Sample Rate

図 6-30. DES Mode: SNR vs Sample Rate







typical values at T<sub>A</sub> = 25°C, VA19 = 1.9 V, VA11 = VD11 = 1.1 V, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000), input signal applied to INA± in single-channel modes, f<sub>IN</sub> = 347 MHz, A<sub>IN</sub> = -1 dBFS, f<sub>CLK</sub> = 5.2GHz, filtered, 1-V<sub>PP</sub> sine-wave clock, JMODE = 7, dither enabled with default settings, VA11, VD11 and VS11 noise suppression ON (EN VA11 NOISE SUPPR = EN VD11 NOISE SUPPR = EN VS11 NOISE SUPPR = 1), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and fixed-frequency interleaving spurs






図 6-43. DES Mode: F<sub>S</sub>/4 - F<sub>IN</sub> vs Sample Rate




 $A_{IN} = -1 dBFS$ 

図 6-44. Dual Channel Mode: SNR vs Sample Rate



 $A_{IN} = -6 \text{ dBFS}$ 



 $A_{IN} = -12 \text{ dBFS}$ 

図 6-46. Dual Channel Mode: SNR vs Sample Rate






図 6-47. Dual Channel Mode: SFDR vs Sample Rate







図 6-48. Dual Channel Mode: SFDR vs Sample Rate
























typical values at T<sub>A</sub> = 25°C, VA19 = 1.9 V, VA11 = VD11 = 1.1 V, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000), input signal applied to INA± in single-channel modes,  $f_{IN}$  = 347 MHz,  $A_{IN}$  = -1 dBFS,  $f_{CLK}$  = 5.2GHz, filtered, 1-V<sub>PP</sub> sine-wave clock, JMODE = 7, dither enabled with default settings, VA11, VD11 and VS11 noise suppression ON (EN VA11 NOISE SUPPR = EN VD11 NOISE SUPPR = EN VS11 NOISE SUPPR = 1), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and fixed-frequency interleaving spurs

-60

66




図 6-85. DES Mode: SNR, SINAD and SFDR vs Temperature





図 6-86. DES Mode: HD2, HD3 and Worst Spur vs Temperature



FG25 is calibrated at 25°C and held at other temperatures, other modes recalibrated at each temperature

ВG FG25 64 FG **LPBG** 62 (dBFS) 60 58 SFDR 56 54 52 50 -60 -40 -20 20 40 80 100 120 140 Temperature (°C)

FG25 is calibrated at 25°C and held at other temperatures, other modes recalibrated at each temperature

図 6-88. DES Mode: SFDR vs Temperature and Calibration







図 6-89. Dual Channel Mode: SNR, SINAD and SFDR vs **Temperature** 




FG calibration at each temperature 図 6-90. Dual Channel Mode: HD2, HD3 and Worst Spur vs **Temperature** 

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

typical values at  $T_A$  = 25°C, VA19 = 1.9 V, VA11 = VD11 = 1.1 V, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000), input signal applied to INA± in single-channel modes,  $f_{IN}$  = 347 MHz,  $A_{IN}$  = -1 dBFS,  $f_{CLK}$  = 5.2GHz, filtered, 1-V<sub>PP</sub> sine-wave clock, JMODE = 7, dither enabled with default settings, VA11, VD11 and VS11 noise suppression ON (EN\_VA11\_NOISE\_SUPPR = EN\_VD11\_NOISE\_SUPPR = EN\_VD11\_NOISE\_SUPPR = 1), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and fixed-frequency interleaving spurs



FG25 is calibrated at 25°C and held at other temperatures, other modes recalibrated at each temperature

# 図 6-91. Dual Channel Mode: SNR vs Temperature and Calibration





図 6-93. DES Mode: SNR, SINAD and SFDR vs Supply Voltage



FG25 is calibrated at 25°C and held at other temperatures, other modes recalibrated at each temperature

図 6-92. Dual Channel Mode: SFDR vs Temperature and Calibration





図 6-94. DES Mode: HD2, HD3 and Worst Spur vs Supply Voltage








図 6-101. DES Mode: IMD3 vs Input Amplitude






図 6-102. DES Mode: IMD3 vs Tone Spacing




each tone -7 dBFS, 100MHz tone spacing, not including IMD3 spurs

図 6-103. DES Mode: Two Tone SFDR vs Input Frequency




not including IMD3 spurs, 100MHz tone spacing





☑ 6-105. Dual Channel Mode: IMD3 vs Input Frequency



each tone -7 dBFS, 100MHz tone spacing

図 6-106. Dual Channel Mode: IMD3 vs Input Amplitude






図 6-107. Dual Channel Mode: IMD3 vs Tone Spacing



each tone -7 dBFS, 100MHz tone spacing, not including IMD3 spurs






図 6-109. Dual Channel Mode: Two Tone SFDR vs Input Amplitude





図 6-110. DES Mode: I<sub>VA19</sub> vs Sample Rate





typical values at  $T_A$  = 25°C, VA19 = 1.9 V, VA11 = VD11 = 1.1 V, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000), input signal applied to INA± in single-channel modes,  $f_{IN}$  = 347 MHz,  $A_{IN}$  = -1 dBFS,  $f_{CLK}$  = 5.2GHz, filtered, 1-V<sub>PP</sub> sine-wave clock, JMODE = 7, dither enabled with default settings, VA11, VD11 and VS11 noise suppression ON (EN\_VA11\_NOISE\_SUPPR = EN\_VD11\_NOISE\_SUPPR = EN\_VD11\_NOISE\_SUPPR = 1), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and fixed-frequency interleaving spurs





図 6-121. Background Calibration Core Transition (DC Signal)

図 6-122. Background Calibration Core Transition (DC Signal Zoomed)





# 7 Detailed Description

### 7.1 Overview

ADC08DJ5200RF device is an RF-sampling, giga-sample, analog-to-digital converter (ADC) that can directly sample input frequencies from DC to above 10 GHz. In dual-channel mode, the device can sample up to 5.2 GSPS and up to 10.4 GSPS in single-channel mode. Programmable tradeoffs in channel count (dual-channel mode) and Nyquist bandwidth (single-channel mode) allow development of flexible hardware that meets the needs of both high channel count or wide instantaneous signal bandwidth applications. Full-power input bandwidth (–3 dB) of 8.0 GHz, with usable frequencies exceeding the –3-dB point in both dual- and single-channel modes, allows direct RF sampling of L-band, S-band, C-band, and X-band for frequency agile systems.

The device uses a high-speed JESD204C output interface with up to 16 serialized lanes and subclass-1 compliance for deterministic latency and multi-device synchronization. The serial output lanes support up to 17.16 Gbps and can be configured to trade-off bit rate and number of lanes. Both 8B/10B and 64B/66B data encoding schemes are supported. The 64B/66B encoding schemes support forward error correction (FEC) for improved bit error rates. The JESD204C interface is backwards compatible with JESD204B receivers when using 8B/10B encoding modes.

A number of synchronization features, including noiseless aperture delay  $(t_{AD})$  adjustment and SYSREF windowing, simplify system design for multi-channel systems. Aperture delay adjustment can be used to simplify SYSREF capture, to align the sampling instance between multiple ADCs or to sample an ideal location of a front-end track and hold (T&H) amplifier output. SYSREF windowing offers a simplistic way to measure invalid timing regions of SYSREF relative to the device clock and then choose an optimal sampling location. Dual-edge sampling (DES) is implemented in single-channel mode to reduce the maximum clock rate applied to the ADC to support a wide range of clock sources and relax setup and hold timing for SYSREF capture.


The device provides foreground and background calibration options for gain, offset and static linearity errors. Foreground calibration is run at system startup or at specified times during which the ADC is offline and not sending data to the logic device. Background calibration allows the ADC to run continually while the cores are calibrated in the background so that the system does not experience downtime. The calibration routine is also used to match the gain and offset between sub-ADC cores to minimize spurious artifacts from time interleaving.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



# 7.2 Functional Block Diagram





# 7.3 Feature Description

### 7.3.1 Device Comparison

The devices listed in 表 7-1 are part of a pin-to-pin compatible, high-speed, wide-bandwidth ADC family. The family is offered to provide a scalable family of devices for varying resolution, sampling rate and signal bandwidth.

表 7	7-1.	<b>Device</b>	Family	/ Com	parison
32.		DCVICC		,	parisori

PART NUMBER	MAXIMUM SAMPLING RATE	RESOLUTION	DUAL CHANNEL DECIMATION	SINGLE CHANNEL DECIMATION	INTERFACE (MAX LINERATE)
ADC12DJ5200RF	Single 10.4 GSPS Dual 5.2 GSPS	12-bit	Complex: 4x, 8x, 16x, 32x	Complex: 4x, 8x, 16x, 32x	JESD204B / JESD204C (17.16 Gbps)
ADC08DJ5200RF	Single 10.4 GSPS Dual 5.2 GSPS	8-bit	None	None	JESD204B / JESD204C (17.16 Gbps)
ADC12DJ4000RF	Single 8 GSPS Dual 4 GSPS	12-bit	Complex: 4x, 8x	Complex: 4x, 8x	JESD204B / JESD204C (17.16 Gbps)
ADC12DJ3200	Single 6.4 GSPS Dual 3.2 GSPS	12-bit	Real: 2x Complex: 4x, 8x, 16x	None	JESD204B (12.8 Gbps)
ADC08DJ3200	Single 6.4 GSPS Dual 3.2 GSPS	8-bit	None	None	JESD204B (12.8 Gbps)
ADC12DJ2700	Single 5.4 GSPS Dual 2.7 GSPS	12-bit	Real: 2x Complex: 4x, 8x, 16x	None	JESD204B (12.8 Gbps)

### 7.3.2 Analog Inputs

The analog inputs of the device have internal buffers to enable high input bandwidth and to isolate sampling capacitor glitch noise from the input circuit. Analog inputs must be driven differentially because operation with a single-ended signal results in degraded performance. Both AC-coupling and DC-coupling of the analog inputs is supported. The analog inputs are designed for an input common-mode voltage ( $V_{CMI}$ ) of 0 V, which is terminated internally through single-ended,  $50-\Omega$  resistors to ground (GND) on each input pin. DC-coupled input signals must have a common-mode voltage that meets the device input common-mode requirements specified as  $V_{CMI}$  in the *Recommended Operating Conditions* table. The 0-V input common-mode voltage simplifies the interface to split-supply, fully-differential amplifiers and to a variety of transformers and baluns. The device includes internal analog input protection to protect the ADC inputs during overranged input conditions; see the *Analog Input Protection* section.  $\boxtimes$  7-1 provides a simplified analog input model.




図 7-1. ADC08DJ5200RF Analog Input Internal Termination and Protection Diagram

There is minimal degradation in analog input bandwidth when using single-channel mode versus dual-channel mode. Either analog input (INA+ and INA- or INB+ and INB-) can be used in single-channel mode. The desired

input can be chosen using SINGLE\_INPUT in the input mux control register. A calibration needs to be performed after switching the input mux for the changes to take effect. Further, two inputs can be used in single-channel mode to drive the interleaved ADCs separately using the SINGLE INPUT register setting. This mode is called dual-input single-channel mode. Dual-input single-channel mode is equivalent to dual channel mode, except ADC B samples out-of-phase with ADC A (single-channel mode sample timing). This mode is available when a single-channel mode JMODE setting is chosen.

### 7.3.2.1 Analog Input Protection

The analog inputs are protected against overdrive conditions by internal clamping diodes that are capable of sourcing or sinking input currents during overrange conditions, see the voltage and current limits in the Absolute Maximum Ratings table. The overrange protection is also defined for a peak RF input power in the Absolute Maximum Ratings table, which is frequency independent. Operation above the maximum conditions listed in the Recommended Operating Conditions table results in an increase in failure-in-time (FIT) rate, so the system must correct the overdrive condition as quickly as possible. Zero shows the analog input protection diodes.

### 7.3.2.2 Full-Scale Voltage (VFS) Adjustment

Input full-scale voltage (V<sub>ES</sub>) adjustment is available, in fine increments, for each analog input through the FS\_RANGE\_A register setting (see the INA full-scale range adjust register) and FS\_RANGE\_B register setting (see the INB full-scale range adjust register) for INA± and INB±, respectively. The available adjustment range is specified in the Electrical Characterization: DC Specifications table. Larger full-scale voltages improve SNR and noise floor (in dBFS/Hz) performance, but can degrade harmonic distortion. The full-scale voltage adjustment is useful for matching the full-scale range of multiple ADCs when developing a multi-converter system or for external interleaving of multiple ADC08DJ5200RF's to achieve higher sampling rates.

### 7.3.2.3 Analog Input Offset Adjust

In foreground calibration mode, the input offset voltage for each input and for each ADC core can be adjusted through SPI registers. The OADJ A FG0 VINx and OADJ A FG90 VINx registers (registers 0x344 to 0x34A) are used to adjust ADC core A's offset voltage when sampling analog input x (where x is A for INA± or B for INB±) where the FG0 register is used for dual channel mode and FG90 is used for single channel mode. OADJ B FG0 VINx is used to adjust ADC core B's offset voltage when sampling input x. OADJ B FG0 VINx applies to both single channel mode and dual channel mode. To adjust the offset voltage in dual channel mode simply adjust the offset for the ADC core sampling the desired input. In single channel mode, both ADC core A's offset and ADC core B's offset must be adjusted together. The difference in the two core's offsets in single channel mode will result in a spur at fs/2 that is independent of the input. These registers can be used to compensate the f<sub>S</sub>/2 spur in single channel mode. See the Calibration Modes and Trimming section for more information.

### 7.3.3 ADC Core

The ADC08DJ5200RF consists of a total of six ADC cores. The cores are interleaved for higher sampling rates and swapped on-the-fly for calibration as required by the operating mode. This section highlights the theory and key features of the ADC cores.

#### 7.3.3.1 ADC Theory of Operation

The differential voltages at the analog inputs are captured by the rising edge of CLK± in dual-channel mode or by the rising and falling edges of CLK± in single-channel mode. After capturing the input signal, the ADC converts the analog voltage to a digital value by comparing the voltage to the internal reference voltage. If the voltage on INA- or INB- is higher than the voltage on INA+ or INB+, respectively, then the digital output is a negative 2's complement value. If the voltage on INA+ or INB+ is higher than the voltage on INA- or INB-, respectively, then the digital output is a positive 2's complement value. 式 1 can calculate the differential voltage at the input pins from the digital output.

$$V_{IN} = \frac{\text{Code}}{2^N} V_{FS} \tag{1}$$

where

- Code is the signed decimal output code (for example, –2048 to +2047)
- N is the ADC resolution
- and V<sub>FS</sub> is the full-scale input voltage of the ADC as specified in the Recommended Operating Conditions
  table, including any adjustment performed by programming FS\_RANGE\_A or FS\_RANGE\_B

#### 7.3.3.2 ADC Core Calibration

ADC core calibration is required to optimize the analog performance of the ADC cores. Calibration must be repeated when operating conditions change significantly, namely temperature, in order to maintain optimal performance. The device has a built-in calibration routine that can be run as a foreground operation or a background operation. Foreground operation requires ADC downtime, where the ADC is no longer sampling the input signal, to complete the process. Background calibration can be used to overcome this limitation and allow constant operation of the ADC. See the *Calibration Modes and Trimming* section for detailed information on each mode.

# 7.3.3.3 Analog Reference Voltage

The reference voltage for the ADC08DJ5200RF is derived from an internal band-gap reference. A buffered version of the reference voltage is available at the BG pin for user convenience. This output has an output-current capability of  $\pm 100~\mu A$ . The BG output must be buffered if more current is required. No provision exists for the use of an external reference voltage, but the full-scale input voltage can be adjusted through the full-scale-range register settings.

### 7.3.3.4 ADC Overrange Detection

To make sure that system gain management has the quickest possible response time, a low-latency configurable overrange function is included. The overrange function works by monitoring the converted samples at the ADC to quickly detect if the ADC is near saturation or already in an overrange condition. The absolute value of the ADC data are checked against two programmable thresholds, OVR\_T0 and OVR\_T1. These thresholds apply to both channel A and channel B in dual-channel mode. 表 7-2 lists how an ADC sample is converted to an absolute value for a comparison of the thresholds.

ADC SAMPLE (Offset Binary)	ADC SAMPLE (2's Complement)	ABSOLUTE VALUE
1111 1111 (255)	0111 1111(+127)	111 1111 (127)
1111 0000 (240)	0111 0000 (+112)	111 0000 (112)
1000 0000 (128)	0000 0000 (0)	0000 0000(0)
0001 0000 (16)	1000 0001 0000 (–112)	111 0000 (112)
0000 0000 (0)	1000 0000 0000 (–128)	111 1111 (127)

表 7-2. Conversion of ADC Sample for Overrange Comparison

If the absolute value equal or exceed the OVR\_T0 or OVR\_T1 thresholds during the monitoring period, then the overrange bit associated with the threshold is set to 1, otherwise the overrange bit is 0. In dual-channel mode, the overrange status can be monitored on the ORA0 and ORA1 pins for channel A and the ORB0 and ORB1 pins for channel B, where ORx0 corresponds to the OVR\_T0 threshold and ORx1 corresponds to the OVR\_T1 threshold. In single-channel mode, the overrange status for the OVR\_T0 threshold is determined by monitoring both the ORA0 and ORB0 outputs and the OVR\_T1 threshold is determined by monitoring both ORA1 and ORB1 outputs. In single-channel mode, the two outputs for each threshold must be OR'd together to determine whether an overrange condition occurred. OVR\_N can be used to set the output pulse duration from the last overrange event. 表 7-3 lists the overrange pulse lengths for the various OVR\_N settings.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

表 7-3. Overrange Monitoring Period for the ORA0, ORA1, ORB0, and ORB1 Outputs

OVR_N	OVERRANGE PULSE LENGTH SINCE LAST OVERRANGE EVENT (DEVCLK Cycles)			
0	8			
1	16			
2	32			
3	64			
4	128			
5	256			
6	512			
7	1024			

Typically, the OVR\_T0 threshold can be set near the full-scale value (228 for example). When the threshold is triggered, a typical system can turn down the system gain to avoid clipping. The OVR\_T1 threshold can be set much lower. For example, the OVR\_T1 threshold can be set to 64 (peak input voltage of −12 dBFS). If the input signal is strong, the OVR\_T1 threshold is tripped occasionally. If the input is quite weak, the threshold is never tripped. The downstream logic device monitors the OVR\_T1 bit. If OVR\_T1 stays low for an extended period of time, then the system gain can be increased until the threshold is occasionally tripped (meaning the peak level of the signal is above −12 dBFS).

# 7.3.3.5 Code Error Rate (CER)

ADC cores can generate bit errors within a sample, often called *code errors (CER)* or referred to as *sparkle codes*, resulting from metastability caused by non-ideal comparator limitations. The device uses a unique ADC architecture that inherently allows significant code error rate improvements from traditional pipelined flash or successive approximation register (SAR) ADCs. The code error rate of the device is multiple orders of magnitude better than what can be achieved in alternative architectures at equivalent sampling rates providing significant signal reliability improvements.

### 7.3.4 Temperature Monitoring Diode

A built-in thermal monitoring diode is made available on the TDIODE+ and TDIODE- pins. This diode facilitates temperature monitoring and characterization of the device in higher ambient temperature environments. Although the on-chip diode is not highly characterized, the diode can be used effectively by performing a baseline measurement (offset) at a known ambient or board temperature and creating a linear equation with the diode voltage slope provided in the *Electrical Characteristics: DC Specifications* table. Perform offset measurement with the device unpowered or with the PD pin asserted to minimize device self-heating. Recommended monitoring devices include the LM95233 device and similar remote-diode temperature monitoring products from Texas Instruments.

# 7.3.5 Timestamp

The TMSTP+ and TMSTP- differential input can be used as a time-stamp input to mark a specific sample based on the timing of an external trigger event relative to the sampled signal. TIMESTAMP\_EN (see the LSB control bit output register) must be set in order to use the timestamp feature and output the timestamp data. When enabled, the LSB of the 8-bit output sample is used to output the timestamp status. The trigger must be applied to the differential TMSTP+ and TMSTP- inputs. The trigger can be asynchronous to the ADC sampling clock and is sampled at approximately the same time as the analog input.

# 7.3.6 Clocking

The clocking subsystem of the device has two input signals, device clock (CLK+, CLK-) and SYSREF (SYSREF+, SYSREF-). Within the clocking subsystem there is a noiseless aperture delay adjustment ( $t_{AD}$  adjust), a clock duty cycle corrector and a SYSREF capture block.  $\boxtimes$  7-2 describes the clocking subsystem.




図 7-2. Clocking Subsystem

The device clock is used as the sampling clock for the ADC core as well as the clocking for the digital processing and serializer outputs. Use a low-noise (low jitter) device clock to maintain high signal-to-noise ratio (SNR) within the ADC. In dual-channel mode, the analog input signal for each input is sampled on the rising edge of the device clock. In single-channel mode, both the rising and falling edges of the device clock are used to capture the analog signal to reduce the maximum clock rate required by the ADC. A noiseless aperture delay adjustment ( $t_{AD}$  adjust) allows the user to shift the sampling instance of the ADC in fine steps in order to synchronize multiple ADC08DJ5200RFs or to fine-tune system latency. Duty cycle correction is implemented in the device to ease the requirements on the external device clock while maintaining high performance.  $\gtrsim 7-4$  summarizes the device clock interface in dual-channel mode and single-channel mode.

表 7-4. Device Clock vs Mode of Operation

MODE OF OPERATION	SAMPLING RATE VS f <sub>CLK</sub>	SAMPLING INSTANT
Dual-channel mode	1 × f <sub>CLK</sub>	Rising edge
Single-channel mode	2 × f <sub>CLK</sub>	Rising and falling edge

SYSREF is a system timing reference used for JESD204C subclass-1 implementations of deterministic latency. SYSREF is used to achieve deterministic latency and for multi-device synchronization. SYSREF must be captured by the correct device clock edge in order to achieve repeatable latency and synchronization. The ADC08DJ5200RF includes SYSREF windowing and automatic SYSREF calibration to ease the requirements on the external clocking circuits and to simplify the synchronization process. SYSREF can be implemented as a single pulse or as a periodic clock. In periodic implementations, SYSREF must be equal to, or an integer division of, the local multiframe clock frequency in 8B/10B encoding modes or the local extended multiblock clock frequency in 64B/66B encoding modes. 式 2 is used to calculate valid SYSREF frequencies in 8B/10B encoding modes and 式 3 in 64B/66B encoding modes.

$$f_{SYSREF} = \frac{R \times f_{CLK}}{10 \times F \times K \times n}$$
 (2)

$$f_{\text{SYSREF}} = \frac{R \times f_{\text{CLK}}}{66 \times 32 \times E \times n} \tag{3}$$

where

www.tij.co.jp

- R and F are set by the JMODE setting (see )
- f<sub>CLK</sub> is the device clock frequency (CLK±)
- K is the programmed multiframe length (see for valid K settings)
- E is the number of multiblocks in an extended multiblock.
- · n is any positive integer

# 7.3.6.1 Noiseless Aperture Delay Adjustment (t<sub>AD</sub> Adjust)

The device contains a delay adjustment on the device clock (sampling clock) input path, called  $t_{AD}$  adjust, that can be used to shift the sampling instance within the device in order to align sampling instances among multiple devices or for external interleaving of multiple devices. Further,  $t_{AD}$  adjust can be used for automatic SYSREF calibration to simplify synchronization; see the *Automatic SYSREF Calibration* section. Aperture delay adjustment is implemented in a way that adds no additional noise to the clock path; however, a slight degradation in aperture jitter ( $t_{AJ}$ ) is possible at large values of TAD\_COARSE because of internal clock path attenuation. The degradation in aperture jitter can result in minor SNR degradations at high input frequencies (see  $t_{AJ}$  in the *Switching Characteristics* table). This feature is programmed using TAD\_INV, TAD\_COARSE, and TAD\_FINE in the DEVCLK timing adjust ramp control register. Setting TAD\_INV inverts the input clock resulting in a delay equal to half the clock period.  $\gtrsim$  7-5 summarizes the step sizes and ranges of the TAD\_COARSE and TAD\_FINE variable analog delays. All three delay options are independent and can be used in conjunction. All clocks within the device are shifted by the programmed  $t_{AD}$  adjust amount, which results in a shift of the timing of the JESD204C serialized outputs and affects the capture of SYSREF.

ADJUSTMENT PARAMETER ADJUSTMENT STEP **DELAY SETTINGS MAXIMUM DELAY** TAD\_INV 1 / (f<sub>CLK</sub> × 2)  $1/(f_{CLK} \times 2)$ See t<sub>TAD(STEP)</sub> in the Switching See  $t_{TAD(MAX)}$  in the Switching 256 TAD COARSE Characteristics table Characteristics table See t<sub>TAD(STEP)</sub> in the Switching See t<sub>TAD(MAX)</sub> in the Switching TAD\_FINE 256 Characteristics table Characteristics table

表 7-5. t<sub>AD</sub> Adjust Adjustment Ranges

In order to maintain timing alignment between converters, stable and matched power-supply voltages and device temperatures must be provided.

Aperture delay adjustment can be changed on-the-fly during normal operation but may result in brief upsets to the JESD204C data link. Use TAD\_RAMP to reduce the probability of the JESD204C link losing synchronization; see the *Aperture Delay Ramp Control* section.

# 7.3.6.2 Aperture Delay Ramp Control (TAD\_RAMP)

The ADC08DJ5200RF contains a function to gradually adjust the  $t_{AD}$  adjust setting towards the newly written TAD\_COARSE value. This functionality allows the  $t_{AD}$  adjust setting to be adjusted with minimal internal clock circuitry glitches. The TAD\_RAMP\_RATE parameter allows either a slower (one TAD\_COARSE LSB per 384  $t_{CLK}$  cycles) or faster ramp (four TAD\_COARSE LSBs per 384  $t_{CLK}$  cycles) to be selected. The TAD\_RAMP\_EN parameter enables the ramp feature and any subsequent writes to TAD\_COARSE initiate a new cramp.

### 7.3.6.3 SYSREF Capture for Multi-Device Synchronization and Deterministic Latency

The clocking subsystem is largely responsible for achieving multi-device synchronization and deterministic latency. The ADC08DJ5200RF uses the JESD204C subclass-1 method to achieve deterministic latency and synchronization. Subclass 1 requires that the SYSREF signal be captured by a deterministic device clock (CLK±) edge at each system power-on and at each device in the system. This requirement imposes setup and hold constraints on SYSREF relative to CLK±, which can be difficult to meet at giga-sample clock rates over all system operating conditions. The device includes a number of features to simplify this synchronization process and to relax system timing constraints:

- The device uses dual-edge sampling (DES) in single-channel mode to reduce the CLK± input frequency by half and double the timing window for SYSREF (see 表 7-4)
- A SYSREF position detector (relative to CLK±) and selectable SYSREF sampling position aid the user in meeting setup and hold times over all conditions; see the SYSREF Position Detector section



Easy-to-use automatic SYSREF calibration uses the aperture timing adjust block (t<sub>AD</sub> adjust) to shift the ADC sampling instance based on the phase of SYSREF (rather than adjusting SYSREF based on the phase of the ADC sampling instance); see the *Automatic SYSREF Calibration* section

#### 7.3.6.3.1 SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing)

The SYSREF windowing block is used to first detect the position of SYSREF relative to the CLK± rising edge and then to select a desired SYSREF sampling instance, which is a delay version of CLK±, to maximize setup and hold timing margins. In many cases a single SYSREF sampling position (SYSREF\_SEL) is sufficient to meet timing for all systems (device-to-device variation) and conditions (temperature and voltage variations). However, this feature can also be used by the system to expand the timing window by tracking the movement of SYSREF as operating conditions change or to remove system-to-system variation at production test by finding a unique optimal value at nominal conditions for each system.

This section describes proper usage of the SYSREF windowing block. First, apply the device clock and SYSREF to the device. The location of SYSREF relative to the device clock cycle is determined and stored in the SYSREF POS bits of the SYSREF capture position register. ADC08DJ5200RF must see at least 3 rising edges of SYSREF before the SYSREF\_POS output is valid. Each bit of SYSREF\_POS represents a potential SYSREF sampling position. If a bit in SYSREF POS is set to 1, then the corresponding SYSREF sampling position has a potential setup or hold violation. Upon determining the valid SYSREF sampling positions (the positions of SYSREF POS that are set to 0) the desired sampling position can be chosen by setting SYSREF SEL in the clock control register 0 to the value corresponding to that SYSREF POS position. In general, the middle sampling position between two setup and hold instances is chosen. Ideally, SYSREF POS and SYSREF SEL are performed at the nominal operating conditions of the system (temperature and supply voltage) to provide maximum margin for operating condition variations. This process can be performed at final test and the optimal SYSREF SEL setting can be stored for use at every system power up. Further, SYSREF POS can be used to characterize the skew between CLK± and SYSREF± over operating conditions for a system by sweeping the system temperature and supply voltages. For systems that have large variations in CLK± to SYSREF± skew, this characterization can be used to track the optimal SYSREF sampling position as system operating conditions change. In general, a single value can be found that meets timing over all conditions for well-matched systems, such as those where CLK± and SYSREF± come from a single clocking device.

#### Note

SYSREF\_SEL must be set to 0 when using automatic SYSREF calibration; see the *Automatic SYSREF Calibration* section.

The step size between each SYSREF\_POS sampling position can be adjusted using SYSREF\_ZOOM. When SYSREF\_ZOOM is set to 0, the delay steps are coarser. When SYSREF\_ZOOM is set to 1, the delay steps are finer. See the *Switching Characteristiccs* table for delay step sizes when SYSREF\_ZOOM is enabled and disabled. In general, SYSREF\_ZOOM = 1 is recommended to be used above f<sub>CLK</sub> = 3GHz and SYSREF\_ZOOM = 0 below f<sub>CLK</sub> = 3GHz. Bits 0 and 23 of SYSREF\_POS are always be set to 1 because there is insufficient information to determine if these settings are close to a timing violation, although the actual valid window can extend beyond these sampling positions. The value programmed into SYSREF\_SEL is the decimal number representing the desired bit location in SYSREF\_POS. 表 7-6 lists some example SYSREF\_POS readings and the optimal SYSREF\_SEL settings. Although 24 sampling positions are provided by the SYSREF\_POS status register, SYSREF\_SEL only allows selection of the first 16 sampling positions, corresponding to SYSREF\_POS bits 0 to 15. The additional SYSREF\_POS status bits are intended only to provide additional knowledge of the SYSREF valid window. In general, lower values of SYSREF\_SEL are selected because of delay variation over supply voltage, however in the fourth example a value of 15 provides additional margin and can be selected instead.

表 7-6. Examples of SYSREF\_POS Readings and SYSREF\_SEL Selections

	OPTIMAL SYSREF SEL		
0x02E[7:0]		0x02C[7:0] <sup>(1)</sup> (Smallest Delay)	SETTING
b10000000	b011000 <mark>0</mark>	b00011001	8 or 9

表 7-6	<ol> <li>Examples of SYSREF</li> </ol>	POS Readings and SYSREF	_SEL Selections (continued)

	OPTIMAL SYSREF SEL		
0x02E[7:0] (Largest Delay)	0x02D[7:0] <sup>(1)</sup>	0x02C[7:0] <sup>(1)</sup> (Smallest Delay)	SETTING
b10011000	b000 <mark>0</mark> 0000	b00110001	12
b10000000	b01100000	b <mark>0 0</mark> 000001	6 or 7
b10000000	b <mark>0</mark> 0000011	b000 <mark>0</mark> 0001	4 or 15
b10001100	b01100011	b0 <mark>0</mark> 011001	6

<sup>(1)</sup> Red coloration indicates the bits that are selected, as given in the last column of this table.

#### 7.3.6.3.2 Automatic SYSREF Calibration

The ADC08DJ5200RF has an automatic SYSREF calibration feature to alleviate the often challenging setup and hold times associated with capturing SYSREF for giga-sample data converters. Automatic SYSREF calibration uses the t<sub>AD</sub> adjust feature to shift the device clock to maximize the SYSREF setup and hold times or to align the sampling instance based on the SYSREF rising edge.

The device must have a proper device clock applied and be programmed for normal operation before starting the automatic SYSREF calibration. When ready to initiate automatic SYSREF calibration, a continuous SYSREF signal must be applied. SYSREF must be a continuous (periodic) signal when using the automatic SYSREF calibration. Start the calibration process by setting SRC\_EN high in the SYSREF calibration enable register after configuring the automatic SYSREF calibration using the SRC\_CFG register. Upon setting SRC\_EN high, the device searches for the optimal t<sub>AD</sub> adjust setting until the device clock falling edge is internally aligned to the SYSREF rising edge. TAD\_DONE in the SYSREF calibration status register can be monitored tomake sure the SYSREF calibration has finished. By aligning the device clock falling edge with the SYSREF rising edge, automatic SYSREF calibration maximizes the internal SYSREF setup and hold times relative to the device clock and also sets the sampling instant based on the SYSREF rising edge. After the automatic SYSREF calibration finishes, the rest of the startup procedure can be performed to finish bringing up the system.

For multi-device synchronization, the SYSREF rising edge timing must be matched at all devices and therefore trace lengths must be matched from a common SYSREF source to each device. Any skew between the SYSREF rising edge at each device results in additional error in the sampling instance between devices, however repeatable deterministic latency from system startup to startup through each device must still be achieved. No other design requirements are needed in order to achieve multi-device synchronization as long as a proper elastic buffer release point is chosen in the JESD204C receiver.

 $\boxtimes$  7-3 provides a timing diagram of the SYSREF calibration procedure. The optimized setup and hold times are shown as  $t_{SU(OPT)}$  and  $t_{H(OPT)}$ , respectively. Device clock and SYSREF are referred to as *internal* in this diagram because the phase of the internal signals are aligned within the device and not to the external (applied) phase of the device clock or SYSREF.




図 7-3. SYSREF Calibration Timing Diagram

When finished, the  $t_{AD}$  adjust setting found by the automatic SYSREF calibration can be read from SRC\_TAD in the SYSREF calibration status register. After calibration, the system continues to use the calibrated  $t_{AD}$  adjust setting for operation until the system is powered down. However, if desired, the user can then disable the SYSREF calibration and fine-tune the  $t_{AD}$  adjust setting according to the systems needs. Alternatively, the use of the automatic SYSREF calibration can be done at product test (or periodic recalibration) of the optimal  $t_{AD}$  adjust setting for each system. This value can be stored and written to the TAD register (TAD\_INV, TAD\_COARSE, and TAD\_FINE) upon system startup.

Do not run the SYSREF calibration when the ADC calibration (foreground or background) is running. If background calibration is the desired use case, disable the background calibration when the SYSREF calibration is used, then reenable the background calibration after TAD\_DONE goes high. SYSREF\_SEL in the clock control register 0 must be set to 0 when using SYSREF calibration.

SYSREF calibration searches the TAD\_COARSE delays using both noninverted (TAD\_INV = 0) and inverted clock polarity (TAD\_INV = 1) to minimize the required TAD\_COARSE setting in order to minimize loss on the clock path to reduce aperture jitter ( $t_{A,I}$ ).

#### 7.3.7 Programmable FIR Filter (PFIR)

The output of the ADCs can be sent through programmable finite-impulse-response (PFIR) digital filter for equalization of the frequency response. The filter can be setup in a few modes of operation to allow independent equalization of each channel in dual channel mode, equalization in single channel mode or as a time-varying filter in dual channel mode (such as for I/Q correction). The various PFIR operating modes are given in 表 7-7.

Center Tap Center Tap LSB **Non-Center Tap** Non-Center Tap LSB **PFIR Mode Filter Coefficients** Resolution Weight Resolution Weight **Dual Channel** 2-16 2-10, 2-11...2-16 18 bits 12 bits 9 per channel Equalization Single Channel 2-10, 2-11...2-16 2-16 18 bits 12 bits 9 Equalization

表 7-7. PFIR Operating Modes

表 7-7. PFIR O	perating Modes	(continued)
---------------	----------------	-------------

PFIR Mode	Center Tap Resolution	Center Tap LSB Weight	Non-Center Tap Resolution	Non-Center Tap LSB Weight	Filter Coefficients
Time Varying Filter	18 bits	2 <sup>-16</sup>	12 bits	2 <sup>-10</sup> , 2 <sup>-11</sup> 2 <sup>-16</sup>	9 per coefficient set, 2 coefficient sets

Programming information for the various PFIR modes is given in 表 7-8. The coefficients are programmed into the PFIR\_Ax and PFIR\_Bx registers.

表 7-8. Programmable FIR Filter Mode Programming

PFIR Mode	PFIR_MODE	PFIR_SHARE	PFIR_MERGE
PFIR Disabled	0	×	X
Dual Channel Equalization	2	0	0
Single Channel Equalization	2	1	1
Time Varying Filter	2	0	1

# 7.3.7.1 Dual Channel Equalization

When the ADC is operating in *dual channel mode* (based on the JMODE setting) then the PFIR filter can be set in *dual channel equalization* mode. This mode allows independent frequency equalization of the two ADC channels. The filter for each channel consists of 9 coefficients that can be independently set. The center tap for each filter has a resolution of 18 bits and the LSB has a weight of 2<sup>-16</sup>. The non-center taps have a resolution of 12-bits with programmable LSB weight of 2<sup>-10</sup>, 2<sup>-11</sup>, 2<sup>-12</sup>, 2<sup>-13</sup>, 2<sup>-14</sup>, 2<sup>-15</sup> or 2<sup>-16</sup>. All non-center taps have the same LSB weight. The block diagram for *dual channel equalization* is shown in  $\boxtimes$  7-4.




図 7-4. Dual Channel Equalization PFIR Block Diagram

### 7.3.7.2 Single Channel Equalization

When the ADC is operating in *single channel mode* (based on the JMODE setting) then the PFIR filter can be set in *single channel equalization* mode. This mode allows frequency equalization of the ADC. The filter consists of 9 coefficients that can be independently set. The center tap of the filter has a resolution of 18 bits and the LSB has a weight of 2<sup>-16</sup>. The non-center taps have a resolution of 12-bits with programmable LSB weight of 2<sup>-10</sup>, 2<sup>-11</sup>, 2<sup>-12</sup>, 2<sup>-13</sup>, 2<sup>-14</sup>, 2<sup>-15</sup> or 2<sup>-16</sup>. All non-center taps have the same LSB weight. The block diagram for *single channel equalization* is shown in  $\boxtimes$  7-5.






図 7-5. Single Channel Equalization PFIR Block Diagram

### 7.3.7.3 Time Varying Filter

When the ADC is operating in *dual-input single channel mode* (based on the JMODE setting and SINGLE\_INPUT setting) then the PFIR filter can be set in *time varying filter* mode. This mode enables a time varying filter with two coefficient sets that are alternated between on a per sample basis. Each coefficient set consists of 9 coefficients that can be independently set. The center tap of the filter has a resolution of 18 bits and the LSB has a weight of 2<sup>-16</sup>. The non-center taps have a resolution of 12-bits with programmable LSB weight of 2<sup>-10</sup>, 2<sup>-11</sup>, 2<sup>-12</sup>, 2<sup>-13</sup>, 2<sup>-14</sup>, 2<sup>-15</sup> or 2<sup>-16</sup>. All non-center taps have the same LSB weight. The block diagram for *time varying filter* mode is shown in  $\boxtimes$  7-6 and an alternate block diagram is given in  $\boxtimes$  7-7 which shows the equivalent filter in an I/Q correction-type topology.




図 7-6. Time Varying Filter PFIR Block Diagram




図 7-7. Alternate I/Q Correction-Type Filter Block Diagram

#### 7.3.8 JESD204C Interface

The ADC08DJ5200RF uses a JESD204C high-speed serial interface for data converters to transfer data from the ADC to the receiving logic device. Many of the available JESD204C output formats are backwards compatible with existing JESD204B receivers, including many of the JESD204B modes in the ADC12DJ2700 and ADC12DJ3200. The device serialized lanes are capable of operating with both 8B/10B encoding and 64B/66B encoding. A maximum of 16 lanes can be used to lower lane rates for interfacing with speed-limited logic devices. There are a few differences between 8B/10B and 64B/66B encoded JESD204C, which will be described throughout this section.  $\[mathbb{Z}\]$  7-8 shows a simplified block diagram of the 8B/10B encoded JESD204C interface.




図 7-8. Simplified 8B/10B Encoded JESD204C Interface Diagram






図 7-9. Simplified 64B/66B Encoded JESD204C Interface Diagram

The various signals used in the JESD204C interface and the associated the device pin names are summarized briefly in  $\frac{1}{8}$  7-9 for reference. Most of the signals are common between 8B/10B and 64B/66B encoded JESD204C, except for  $\frac{1}{8}$  Which is not needed to achieve block synchronization for 64B/66B encoding. The sync header encoded into the data stream is used for block synchronization instead of the  $\frac{1}{8}$  SYNC signal.

表 1-9. Summary of JESD204C Signals						
SIGNAL NAME	PIN NAMES	8B/10B	64B/66B	DESCRIPTION		
Data	DA[7:0]+, DA[7:0]–, DB[7:0]+, DB[7:0]–)	Yes	Yes	High-speed serialized data after 8B/10B or 64B/66B encoding		
SYNC	SYNCSE, TMSTP+, TMSTP-	Yes	No	Link initialization signal (handshake), toggles low to start code group synchronization (CGS) process. Not used for 64B/66B encoding modes, unless it is used for NCO synchronization purposes.		
Device clock	CLK+, CLK-	Yes	Yes	ADC sampling clock, also used for clocking digital logic and output serializers		
SYSREF	SYSREF+, SYSREF-	Yes	Yes	System timing reference used to deterministically reset the internal local multiframe clock (LMFC) or local extended multiblock clock (LEMC) counters in each JESD204C device		

表 7-9. Summary of JESD204C Signals

Not all optional features of JESD204C are supported by the device. The list of features that are supported and the features that are not supported is provided in  $\frac{1}{2}$  7-10.

表 7-10. Declaration of Supported JESD204C Features

LETTER IDENTIFIER	REFERENCE CLAUSE	FEATURE	SUPPORT IN ADC08DJ5200RF		
а	clause 8	8B/10B link layer	Supported		
b	clause 7	64B/66B link layer	Supported		
С	clause 7	64B/80B link layer	Not supported		

表 7-10. Declaration of Supported JESD204C Features (continued)

LETTER IDENTIFIER	TTER IDENTIFIER REFERENCE CLAUSE FEATURE		SUPPORT IN ADC08DJ5200RF	
d	clause 7	The command channel when using the 64B/66B or 64B/80B link layer	Not supported	
е	clause 7	Forward error correction (FEC) when using the 64B/66B or 64B/80B link layer	Supported	
f	clause 7	CRC3 when using the 64B/66B or 64B/80B link layer	Not supported	
g	clause 8	A physical SYNC pin when using the 8B/10B link layer	Supported	
h	clause 7, clause 8	Subclass 0	Not supported, but subclass 1 transmitter is compatible with subclass 0 receiver	
i	clause 7, clause 8	Subclass 1	Supported	
j	clause 8	Subclass 2	Not supported	
k	clause 7, clause 8	Lane alignment within a single link	Supported	
l clause 7, clause 8		Subclass 1 with support for a lane alignment on a multipoint link by means of the MULTIREF signal	Not supported	
m	clause 8	SYNC interface timing is compatible with JESD204A	Supported	
n	clause 8	SYNC interface timing is compatible with JESD204B	Supported	

# 7.3.8.1 Transport Layer

The transport layer takes samples from the ADC output and maps the samples into octets inside of frames. The transport layer is common to both 8B/10B and 64B/66B encoding modes. These frames are then mapped onto the available lanes. The mapping of octets into frames and frames onto lanes is defined by the transport layer settings such as L, M, F, S, N and N'. An octet is 8 bits (before 8B/10B or 64B/66B encoding), a frame consists of F octets and the frames are mapped onto L lanes. Samples are N bits, but sent as N' bits across the link. The samples come from M converters and there are S samples per converter per frame cycle. M is sometimes artificially increased in order to obtain a more desirable mapping, for instance lower latency may be achieved with a larger M value for long frames.

There are a number of predefined transport layer modes in the device that are defined in . The high level configuration parameters for the transport layer in the device are described in  $\frac{1}{8}$  7-14. The transport layer mode is chosen by simply setting the JMODE register setting. For reference, the various configuration parameters for JESD204C are defined in  $\frac{1}{8}$  7-15.

The link layer further maps the frames into multiframes when using 8B/10B encoding or blocks, multiblocks and extended multiblocks when using 64B/66B encoding.

# 7.3.8.2 Scrambler

A data scrambler is available to scramble the data before transmission across the channel. Scrambling is used to remove the possibility of spectral peaks in the transmitted data due to repetitive data streams. The scrambler is optional for 8B/10B encoded modes, however it is mandatory for 64B/66B encoded modes in order to have sufficient spectral content for clock recovery and adaptive equalization and to maintain DC balance to allow AC coupling of the transmitter to the receiver. The scrambler operates on the data before encoding, such that the 8B/10B scrambler scrambles the 8-bit octets before 10-bit encoding and the 64B/66B scrambler scrambles the 64-bit block before the sync header insertion (66-bit encoding). The JESD204C receiver automatically synchronizes its descrambler to the incoming scrambled data stream. For 8B/10B encoding, the initial lane alignment sequence (ILA) is never scrambled. Scrambling can be enabled by setting SCR (in the JESD204C control register) for 8B/10B encoding modes, but it is automatically enabled in 64B/66B modes. The scrambling polynomial is different for 8B/10B encoding and 64B/66B encoding schemes as defined by the JESD204C standard.

#### 7.3.8.3 Link Layer

The link layer serves multiple purposes in JESD204C for both 8B/10B and 64B/66B encoding schemes, however there are some differences in implementation for each encoding scheme. In general, the link layer's responsibilities include scrambling of the data (see Scrambler), establishing the code (8B/10B) or block (64B/66B) boundaries and the multiframe (8B/10B) or multiblock (64B/66B) boundaries, initializing the link, encoding the data, and monitoring the health of the link. This section is split into an 8B/10B section (8B/10B Link Layer) and a 64B/66B section (64B/66B Link Layer) in order to cover the specific implementation for each encoding scheme.

### 7.3.8.4 8B/10B Link Layer

This section covers the link layer for the 8B/10B encoding operating modes including initialization of the character, frame and multiframe boundaries, alignment of the lanes, 8B/10B encoding and monitoring of the frame and multiframe alignment during operation.

### 7.3.8.4.1 Data Encoding (8B/10B)

The data link layer converts the 8-bit octets from the transport layer into 10-bit characters for transmission across the link using 8B/10B encoding. 8B/10B encoding specifies DC balance to allow use of AC-coupling between the SerDes transmitter and receiver, and maintains a sufficient number of edge transitions for the receiver to reliably recover the data clock. 8B/10B encoding also provides some error detection since a single bit error in a character likely results in either not being able to find the 10-bit character in the 8B/10B decoder lookup table or an incorrect character disparity.

### 7.3.8.4.2 Multiframes and the Local Multiframe Clock (LMFC)

The frames from the transport layer are combined into multiframes which are used in the process of achieving deterministic latency in subclass 1 implementations. The length of a multiframe is set by the K parameter which defines the number of frames in a multiframe. JESD204C increases the maximum allowed number of frames per multiframe (K) from 32 in JESD204B to 256 in JESD204C to allow a longer multi-frame to ease deterministic latency requirements. The total allowed range of K is defined by the inequality  $ceil(17/F) \le K \le min(256, floor(1024/F))$  where ceil() and floor() are the ceiling and floor function, respectively. The local multiframe clock (LMFC) keeps track of the start and end of a multiframe for deterministic latency and data synchronization purposes. The LMFC is reset by the SYSREF signal to a deterministic phase in both the transmitter and receiver in order to act as a timing reference for deterministic latency. The LMFC clock frequency is given in  $\cancel{\times}$  4 where  $f_{BIT}$  is the serialized bit rate (line rate) of the SerDes interface and F and K are as defined above. The frequency of SYSREF must equal to or an integer division of  $f_{LMFC}$  when using 8B/10B encoding modes if SYSREF is a continuous signal.

$$f_{LMFC} = f_{BIT} / (10 \times F \times K) \tag{4}$$

# 7.3.8.4.3 Code Group Synchronization (CGS)

The first step in initializing the JESD204C link, after the LMFC is deterministically reset by SYSREF, is for the receiver to find the boundaries of the encoded 10-bit characters sent across each SerDes lane. This process is called code group synchronization (CGS). The receiver first asserts the SYNC signal (set to logic '0') when ready to initialize the link. The transmitter responds to the request by sending a stream of K28.5 comma characters. The receiver aligns its character clock to the K28.5 character sequence and CGS is achieved after successfully receiving four consecutive K28.5 characters. The receiver deasserts SYNC (set to logic '1') on the next LMFC edge after CGS is achieved and waits for the transmitter to start the initial lane alignment sequence (ILAS).

#### 7.3.8.4.4 Initial Lane Alignment Sequence (ILAS)

After the transmitter detects the SYNC signal deassert (logic '0' to logic '1' transition), the transmitter waits until its next LMFC edge to start sending the initial lane alignment sequence (ILAS). The ILAS consists of four multiframes each containing a predetermined sequence. The receiver searches for the start of the ILAS to determine the frame and multiframe boundaries. Each multiframe of the ILAS starts with a /R/ character (K28.0) and ends with a /A/ character (K28.3) and either can be used to detect the boundary of a multiframe. Each lane starts buffering its data in the elastic buffer once the ILAS reaches the receiver, starting with the /R/ character, until all receivers have received the ILAS and subsequently release the ILAS from all lanes at the same time in

order to align the lanes. The elastic buffer release point is chosen to avoid ambiguity in the release of the data caused by variation in the data delay (arrival of the ILAS at the receiver for each lane). The second multiframe of the ILAS contains configuration parameters for the JESD204C link configuration that can be used by the receiver to verify that the transmitter and receiver configurations match.

#### 7.3.8.4.5 Frame and Multiframe Monitoring

The ADC08DJ5200RF supports frame and multiframe monitoring for verifying the health of the JESD204C link when using 8B/10B encoding. The scheme changes depending on the use of scrambling. The implementation when scrambling is disabled is covered first. If the last octet of the current frame matches the last octet of the previous frame, then the last octet of the current frame is encoded as an /F/ (K28.7) character. If the current frame is also the last frame of a multiframe, then an /A/ (K28.3) character is used instead. Neither an /F/ or /A/ character should occur in a normal data stream, except when replaced by the transmitter for alignment monitoring. When the receiver detects an /F/ or /A/ character in the normal data stream the receiver checks to see if the character occurs at the location expected to be the end of a frame or multiframe. If the character occurs at a location other than the end of a frame or multiframe then either the transmitter or receiver has become misaligned. The receiver replaces the alignment character with the appropriate data character upon reception of a properly aligned /F/ or /A/ character. The appropriate data character is the last octet of the previously received frame. This scheme increases the probability of an alignment character for non-scrambled data streams.

The implementation when scrambling is enabled is slightly different since the octets will be randomized. If the last octet of a frame is 0xFC (before 8B/10B encoding) then the transmitter encodes the octet as an /F/ (/K28.7/) character. If the last octet of a multiframe is 0x7C (before 8B/10B encoding) then the transmitter encodes the octet as an /A/ (/K28.3/) character. The location of the /A/ and /F/ characters is monitored to verify proper frame and multiframe alignment. The receiver replaces the alignment characters by simply replacing an /F/ character with the 0xFC octet and an /A/ character with the 0x7C octet.

The receiver can report an error if multiple alignment characters occur in the incorrect location or do not occur when expected. Upon detection of a frame or multiframe misalignment, the receiver should trigger a link realignment by asserting SYNC. SYSREF should also be reissued to verify that the LMFC in the transmitter and receiver have proper alignment before restarting the link.

#### 7.3.8.5 64B/66B Link Layer

This section covers the link layer for the 64B/66B encoding operating modes which includes scrambling of the data, addition of the sync headers (64B/66B encoding), the structure of the block and multiblock, the sync header, cyclic redundancy checking (CRC), forward error correction (FEC) and link alignment.

#### 7.3.8.5.1 64B/66B Encoding

The frames formed by the transport layer are packed into 8-octet long blocks (64 bits). This 64-bit block is scrambled and then a 2-bit sync header (SH) is appended to form a 66-bit transmission block. The sync header is used for block synchronization by marking the end of a block as well as allowing for cyclic redundancy checking (CRC), forward error correction (FEC) or a command channel. The structure of a block is given in 表 7-11 where SH represents the appended 2-bit sync header.

表 7-11. Structure of 64B/66B Block with Sync Header

SH	OCTET0	OCTET1	OCTET2	OCTET3	OCTET4	OCTET5	OCTET6	OCTET7
[0:1]	[2:9]	[10:17]	[18:25]	[26:33]	[34:41]	[42:49]	[50:57]	[58:65]

# 7.3.8.5.2 Multiblocks, Extended Multiblocks and the Local Extended Multiblock Clock (LEMC)

A multiblock is a 32 block container which consists of a concatenation of 32 blocks. An extended multiblock is a concatenation of multiple multiblocks, where E defines the number of multiblocks in an extended multiblock. A frame can be split between blocks and multiblocks, but there must be an integer number of frames in an extended multiblock. An extended multiblock is only necessary when a multiblock does not have an integer number of frames. If an extended multiblock is not used, because a multiblock contains an integer number of frames, then the E parameter is equal to 1 to indicate that there is one multiblock in an extended multiblock. Values of E greater than 1 are not supported in ADC08DJ5200RF.



An extended multiblock is analogous to a multiframe in the 8B/10B transport layer. The local extended multiblock clock (LEMC) keeps track of the start and end of a multiblock for deterministic latency and data synchronization purposes in the same way the LMFC tracks the start and end of a multiframe in 8B/10B encoding. The LEMC is reset by the SYSREF signal to a deterministic phase in both the transmitter and receiver in order to act as a timing reference for deterministic latency. The LEMC clock frequency is defined by  $\not \equiv 5$  where  $f_{BIT}$  is the serialized bit rate (line rate) of the SerDes interface. The frequency of SYSREF must equal to or an integer division of  $f_{LMFC}$  when using 64B/66B encoding modes if SYSREF is a continuous signal.

$$f_{LEMC} = f_{BIT} / (66 \times 32 \times E) \tag{5}$$

### 7.3.8.5.3 Block, Multiblock and Extended Multiblock Alignment using Sync Header

The sync header contains two bits that are always opposite of each other (either 01 or 10). The JESD204C receiver can find the block boundaries by looking for a 66-bit boundary that always contains a 0 to 1 or 1 to 0 transition. Although 0 to 1 and 1 to 0 transitions will occur at other locations in a block, it is impossible for the sequence to appear at a fixed location, other than the proper sync header location, in successive blocks for a long period of time. The sync header indicates the start of a block and can be used for block alignment monitoring. If a 00 or a 11 bit sequence is seen at the assumed sync header location of a block, then block alignment may have been lost. Multiple occurrences of incorrect sync header bits should trigger a search for the sync header after sending SYSREF to all devices to reset LEMC alignment.

A sync header ([0:1]) of 01 corresponds to transmission of a 1 while a sync header of 10 corresponds to a transmission of a 0. The transmitted bit from the sync header of each block of a multiblock are combined into a 32-bit word called the sync header stream. The sync header stream is used to transmit data in parallel with the user data in order to synchronize the link by marking the borders of multiblocks and extended multiblocks. In addition, the sync header stream provides one of either CRC, FEC or a command channel. The device supports CRC-12 and FEC and does not support CRC-3 or the command channel.

The 32-bit sync header stream always ends with a 00001 bit sequence, called the end-of-multiblock (EoMB) signal, that indicates the end of a multiblock. For CRC and command channel modes, a 00001 sequence will never occur in any other location in the sync header stream. For FEC mode, it is possible for a 00001 sequence to appear in another location within the sync header stream, however it is improbable to see the 00001 sequence in the same location within a sequence of multiple multiblocks. Therefore, in FEC mode it may take more than one multiblock to find the end of a multiblock. The end of an extended multiblock is found for all modes by monitoring bit 22 of the sync header stream, the EoEMB bit, which indicates the end of an extended multiblock when set to a 1. The EoMB (00001) and EoEMB signals, as well as fixed 1s in the sync header stream for CRC and command channel modes, form the pilot signal of the sync header stream.

The defined format for each form of the sync header stream are defined in the following sections.

#### 7.3.8.5.3.1 Cyclic Redundancy Check (CRC) Mode

The cyclic redundancy check (CRC) mode is available to allow detection of potential bit errors during transmission. Support for the 12-bit word CRC-12 mode is required by JESD204C, while a 3-bit word CRC-3 mode is optional. The device does not support the CRC-3 mode and therefore this section is specific to the CRC-12 mode only. The transmitter computes the CRC-12 parity bits from the scrambled data bits of the 32 blocks of a multiblock. The 12-bit CRC parity word is then transmitted in the sync header stream of the next multiblock. The receiver computes the 12-bit parity word of the received multiblock and compares it against the received 12-bit parity word of the next multiblock. A difference indicates that there is at least one error in the received data bits or in the received 12-bit parity word. The minimum latency to the detection of a bit error in the first data bit of a multiblock is 46 blocks.

The mapping of the sync header stream when using the CRC-12 mode is shown in  $\frac{1}{8}$  7-12. CRC[x] corresponds to bit x of the 12-bit CRC word. Cmd[x] corresponds to bit x of the 7 bit command word, which are always set to 0's in the device. The 00001 bit sequence at the end of the sync header stream is the pilot signal that is used to identify the end of a multiblock. The 1s that occur throughout the sync header makes suer the pilot signal is only seen at the end of the sync header, allowing multiblock alignment after only a single multiblock has been received. EoEMB is the end-of-extended-multiblock bit, which is set to 1 for the last multiblock of an extended multiblock.

表 7-12. S	ync Header Stream	Bit Mapping for	CRC-12 Mode
-----------	-------------------	-----------------	-------------

Bit	Function	Bit	Function	Bit	Function	Bit	Function
0	CRC[11]	8	CRC[5]	16	Cmd[6]	24	Cmd[2]
1	CRC[10]	9	CRC[4]	17	Cmd[5]	25	Cmd[1]
2	CRC[9]	10	CRC[3]	18	Cmd[4]	26	Cmd[0]
3	1	11	1	19	1	27	0
4	CRC[8]	12	CRC[2]	20	Cmd[3]	28	0
5	CRC[7]	13	CRC[1]	21	1	29	0
6	CRC[6]	14	CRC[0]	22	EoEMB	30	0
7	1	15	1	23	1	31	1

The CRC-12 encoder takes in a multiblock of 32 scrambled blocks (2048 bits) and computes the 12-bit parity word using the generator polynomial given by  $\pm$  6. The polynomial is sufficient to detect all 2-bit errors in a multiblock, spanning any distance, and burst error sequences of up to 12-bits in length. The probability of not detecting a 3-bit error spanning any distance in a multiblock is approximately 0.004%.

$$0x987 == x^{12} + x^9 + x^8 + x^3 + x^2 + x + 1$$
 (6)

The full parity bit generation for CRC-12 is shown in  $\boxtimes$  7-10. The input is a 2048 bit sequence, built from the 32 scrambled blocks of a multiblock (sync header is not included). The 12-bit parity word, CRC[11:0], is taken from the  $S_x$  blocks after the full 2048 bit sequence is processed. The  $S_x$  blocks are initialized with 0's before processing each multiblock. For more information on the CRC-12 parity word generation, refer to the JESD204C standard.




図 7-10. CRC-12 Parity Bit Generator

### 7.3.8.5.3.2 Forward Error Correction (FEC) Mode

Forward error correction (FEC) is an optional feature in JESD204C and is supported by the device. Whereas CRC-12 mode can only detect errors on the link, FEC is able to detect and correct errors in order to improve the bit error rate (BER) for error-sensitive applications. Many applications can tolerate random bit errors, however some applications, such as an oscilloscope, rely on long error-free measurements in order to detect a certain response from the device under test (DUT). An error in these applications may result in a false-positive detection of the response.

A scrambled multiblock of 32 blocks (2048 bits) is input into the FEC parity bit generator to generate the 26-bit parity word. The parity word is sent in the sync header stream of the next multiblock. The receiver then calculates its own 26-bit parity word and calculates the difference between the locally generated and received parity word, called the syndrome of the received bits. If the syndrome is 0, then all bits are assumed to have been received correctly, while any value other than 0 indicates at least one error in either the data bits or the parity word. If the syndrome is non-zero, then it can be used to determine the most likely error and then correct the error. The minimum latency from a bit error to detection and correct of a bit error in the first bit of a multiblock is 58 blocks.



The mapping of the sync header stream when using FEC mode is shown in  $\frac{1}{8}$  7-13. FEC[x] corresponds to bit x of the 26-bit FEC word. The 00001 bit sequence at the end of the sync header stream is the pilot signal that is used to identify the end of a multiblock. It is possible for a 00001 sequence to appear in another location within the sync header stream in FEC mode, however it is improbable to see the 00001 sequence in the same location within a sequence of multiple multiblocks. Therefore, in FEC mode it may take more than one multiblock to find the end of a multiblock. EoEMB is the end-of-extended-multiblock bit, which is set to 1 for the last multiblock of an extended multiblock.

Bit	Function	Bit	Function	Bit	Function	Bit	Function
0	FEC[25]	8	FEC[17]	16	FEC[9]	24	FEC[2]
1	FEC[24]	9	FEC[16]	17	FEC[8]	25	FEC[1]
2	FEC[23]	10	FEC[15]	18	FEC[7]	26	FEC[0]
3	FEC[22]	11	FEC[14]	19	FEC[6]	27	0
4	FEC[21]	12	FEC[13]	20	FEC[5]	28	0
5	FEC[20]	13	FEC[12]	21	FEC[4]	29	0
6	FEC[19]	14	FEC[11]	22	EoEMB	30	0
7	FEC[18]	15	FEC[10]	23	FEC[3]	31	1

表 7-13. Sync Header Stream Bit Mapping for FEC Mode

The FEC encoder takes in a multiblock of 32 scrambled blocks (2048 bits) and computes the 26-bit parity word using the generator polynomial given by  $\pm$  7. The 2048 scrambled input bits plus 26 parity bits forms a shortened (2074, 2048) binary cyclic code. The (2074, 2048) binary cyclic code is shortened from the cyclic Fire code (8687, 8661). This polynomial can correct up to a 9-bit burst error per multiblock.

$$g(x) = (x^{17}+1)(x^9+x^4+1) == x^{26}+x^{21}+x^{17}+x^9+x^4+1$$
(7)

The full 26-bit FEC parity word generation is shown in  $\boxtimes$  7-11. The input is a 2048 bit sequence, built from the 32 scrambled blocks of a multiblock (sync header is not included). The 26-bit parity word, FEC[25:0], is taken from the  $S_x$  blocks after the full 2048 bit sequence is processed. The  $S_x$  blocks are initialized with 0's before processing each multiblock. For more information on the FEC parity word generation, refer to the JESD204C standard.




図 7-11. FEC Parity Bit Generator

FEC decoding and error correction are not covered here. For full details on FEC decoding and error correction, refer to the JESD204C standard.

### 7.3.8.5.4 Initial Lane Alignment

The 64B/66B link layer does not use an initial lane alignment sequence (ILAS) like the 8B/10B link layer. Therefore, the receiver must use a different scheme to align lanes using the elastic buffer. In 8B/10B mode, the ILAS triggers the elastic buffer to start buffering the data for each lane. After all lanes have started buffering the data, the elastic buffers for each lane are released at a release point determined by the release buffer delay (RBD) parameter and the phase of the LMFC. In 64B/66B mode, the process starts by having all lanes achieve block, multiblock and extended multiblock alignment. Once all lanes have achieved alignment, the receiver can begin buffering data in the elastic buffers at the start of the next extended multiblock on each lane. The data is

released at the next release point after all lanes have seen the start of an extended multiblock and have started buffering the data. The release point is defined relative to the LEMC edge and the programmed RBD value, the most intuitive of which is to release on the LEMC edge itself. The release point must be chosen to avoid the region of the LEMC containing variation in the data delay on each lane from startup to startup.

#### 7.3.8.5.5 Block, Multiblock and Extended Multiblock Alignment Monitoring

Synchronization of blocks, multiblocks and extended multiblocks by monitoring the sync header of each block and EoMB and EoEMB bit of the sync header stream. A block will always begin with a 0 to 1 or 1 to 0 transition (sync header). A single missed sync header can occur due to a bit error, however it there are a number of sync header errors within a set number of blocks, then block synchronization has been lost and block synchronization should be reinitialized. It is possible to still have block synchronization, but to lose multiblock or extended multiblock synchronization. Multiblock synchronization is monitored by looking for the EoMB signal, 00001, at the end of the sync header stream for each multiblock. If multiple EoMB signals are erroneous within a number of blocks, multiblock synchronization has been lost and multiblock synchronization should be reinitialized. If an erroneous EoEMB bit is received for multiple extended multiblocks within a number of extended multiblocks, such as a 1 for a multiblock that is not the end of an extended multiblock or a 0 for a multiblock that is the end of an extended multiblock, then multiblock synchronization is lost and extended multiblock synchronization should be reinitialized. If multiblock or extended multiblock synchronization is lost, SYSREF should be applied to the erroneous devices in order to reestablish the LEMC before the synchronization process begins.

# 7.3.8.6 Physical Layer

The JESD204C physical layer consists of a current mode logic (CML) output driver and receiver. The receiver consists of a clock detection and recovery (CDR) unit to extract the data clock from the serialized data stream and can contain a continuous time linear equalizer (CTLE) and/or discrete feedback equalizer (DFE) to correct for the low-pass response of the physical transmission channel. Likewise, the transmitter can contain pre-equalization to account for frequency dependent losses across the channel. The total reach of the SerDes links depends on the data rate, board material, connectors, equalization, noise and jitter, and required bit-error performance. The SerDes lanes do not have to be matched in length because the receiver aligns the lanes during the initial lane alignment sequence.

# 7.3.8.6.1 SerDes Pre-Emphasis

The device high-speed output drivers can pre-equalize the transmitted data stream by using pre-emphasis in order to compensate for the low-pass response of the transmission channel. Configurable pre-emphasis settings allow the output drive waveform to be optimized for different PCB materials and signal transmission distances. The pre-emphasis setting is adjusted through the serializer pre-emphasis setting SER\_PE (in the serializer pre-emphasis control register). Higher values increase the pre-emphasis to compensate for more lossy PCB materials. This adjustment is best used in conjunction with an eye-diagram analysis capability in the receiver. Adjust the pre-emphasis setting to optimize the eye-opening for the specific hardware configuration and line rates needed.

### 7.3.8.7 JESD204C Enable

The JESD204C interface must be disabled through JESD\_EN (in the JESD204C enable register) while any of the other JESD204C parameters are being changed. When JESD\_EN is set to 0 the block is held in reset and the serializers are powered down. The clocks for this section are also gated off to further save power. When the parameters are set as desired, the JESD204C block can be enabled (JESD\_EN is set to 1).

# 7.3.8.8 Multi-Device Synchronization and Deterministic Latency

JESD204C subclass 1 outlines a method to achieve deterministic latency across the serial link. If two devices achieve the same deterministic latency then they can be considered synchronized. This latency must be achieved from system startup to startup to be deterministic. There are two key requirements to achieve deterministic latency. The first is proper capture of SYSREF for which the device provides a number of features to simplify this requirement at giga-sample clock rates (see the SYSREF Capture section for more information). SYSREF resets either the LMFC in 8B/10B encoding mode or the LEMC is 64B/66B encoding mode. The LMFC and LEMC are analogous between the two modes and are now referred to as LMFC/LEMC.

The second requirement is to choose a proper elastic buffer release point in the receiver. Because the device is an ADC, the device is the transmitter (TX) in the JESD204C link and the logic device is the receiver (RX). The elastic buffer is the key block for achieving deterministic latency, and does so by absorbing variations in the propagation delays of the serialized data as the data travels from the transmitter to the receiver. A proper release point is one that provides sufficient margin against delay variations. An incorrect release point results in a latency variation of one LMFC/LEMC period. Choosing a proper release point requires knowing the average arrival time of data at the elastic buffer, referenced to an LMFC/LEMC edge, and the total expected delay variation for all devices. With this information the region of invalid release points within the LMFC/LEMC period can be defined, which stretches from the minimum to maximum delay for all lanes. Essentially, the designer must make sure the data for all lanes arrives at all devices after the previous release point occurs, and before the next release point occurs.

 $\boxtimes$  7-12 provides a timing diagram that demonstrates this requirement. In this figure, the data for two ADCs is shown. The second ADC has a longer routing distance ( $t_{PCB}$ ) and results in a longer link delay. First, the invalid region of the LMFC/LEMC period is marked off as determined by the data arrival times for all devices. Then, the release point is set by using the release buffer delay (RBD) parameter to shift the release point an appropriate number of frame clocks from the LMFC/LEMC edge so that the release point occurs within the valid region of the LMFC/LEMC cycle. In the case of  $\boxtimes$  7-12, the LMFC/LEMC edge (RBD = 0) is a good choice for the release point because there is sufficient margin on each side of the valid region.




図 7-12. LMFC/LEMC Valid Region Definition for Elastic Buffer Release Point Selection

The TX and RX LMFC/LEMCs do not necessarily need to be phase aligned, but knowledge of their phase is important for proper elastic buffer release point selection. Also, the elastic buffer release point occurs within every LMFC/LEMC cycle, but the buffers only release when all lanes have arrived. Therefore, the total link delay can exceed a single LMFC/LEMC period; see *JESD204B multi-device synchronization: Breaking down the requirements* for more information.

#### 7.3.8.9 Operation in Subclass 0 Systems

ADC08DJ5200RF can operate with subclass 0 compatibility provided that multi-ADC synchronization and deterministic latency are not required. With these limitations, the device can operate without the application of SYSREF. The internal LMFC/LEMC is automatically self-generated with unknown timing. SYNC is used as normal to initiate the CGS and ILAS in 8B/10B mode.

### 7.3.9 Alarm Monitoring

A number of built-in alarms are available to monitor internal events. Several types of alarms and upsets are detected by this feature:

- 1. Serializer FIFO alarm (FIFO overflow or underflow)
- 2. Serializer PLL is not locked
- JESD204C link is enabled, but not transmitting data (not in the data transmission state)

www.tij.co.jp

- 4. SYSREF causes internal clocks to be realigned
- 5. An upset that impacts the NCO phase
- 6. An upset that impacts the JESD204C clocks

When an alarm occurs, a bit for each specific alarm is set in ALM STATUS. Each alarm bit remains set until the host system writes a 1 to clear the alarm. If the alarm type is not masked (see the alarm mask register), then the alarm is also indicated by the ALARM register. The CALSTAT output pin can be configured as an alarm output that goes high when an alarm occurs; see the CAL STATUS SEL bit in the calibration pin configuration register.

#### 7.3.9.1 Clock Upset Detection

The CLK ALM register bit indicates if the internal clocks have been upset. The clocks in channel A are continuously compared to channel B. If the clocks differ for even one DEVCLK / 2 cycle, the CLK ALM register bit is set and remains set until cleared by the host system by writing a 1. For the CLK ALM register bit to function properly, follow these steps:

- Program JESD EN = 0
- The part must be configured to use both channels (PD ACH = 0, PD BCH = 0)
- Program JESD EN = 1
- 4. Write CLK ALM = 1 to clear CLK ALM
- 5. Monitor the CLK ALM status bit or the CALSTAT output pin if CAL STATUS SEL is properly configured
- 6. When exiting global power-down (via MODE or the PD pin), the CLK ALM status bit may be set and must be cleared by writing a 1 to CLK ALM

## 7.3.9.2 FIFO Upset Detection

The FIFO ALM bit indicates if an underflow or overflow condition has occurred on any of the JESD204C serializer lanes within the synchronizing FIFO between the digital logic block and serializer outputs. The FIFO LANE ALM register bits can be used to determine which lane triggered the underflow or overflow condition alarm. If the FIFO pointers are upset due to an undesired clock shift or other single event or incorrect clocking frequencies the FIFO LANE ALM bit for the erroneous lane will be set to 1. If the INIT ON FIFO ALM bit is set then the serializers, FIFO and JESD204C block will automatically reinitialize.



#### 7.4 Device Functional Modes

The ADC08DJ5200RF can be configured to operate in a number of functional modes. These modes are described in this section.

#### 7.4.1 Dual-Channel Mode

ADC08DJ5200RF can be used as a dual-channel ADC where the sampling rate is equal to the clock frequency ( $f_S = f_{CLK}$ ) provided at the CLK+ and CLK- pins. The two inputs, AIN± and BIN±, serve as the respective inputs for each channel in this mode. This mode is chosen simply by setting JMODE to the appropriate setting for the desired configuration as described in . The analog inputs can be swapped by setting DUAL\_INPUT (see the input mux control register). One channel can be powered down to operate ADC08DJ5200RF as a single channel at the maximum sampling rate of dual channel mode to save power compared to single channel mode operating at half the rate.

## 7.4.2 Single-Channel Mode (DES Mode)

The ADC08DJ5200RF can also be used as a single-channel ADC where the sampling rate is equal to two times the clock frequency ( $f_S = 2 \times f_{CLK}$ ) provided at the CLK+ and CLK- pins. This mode effectively interleaves the two ADC channels together to form a single-channel ADC at twice the sampling rate. This mode is chosen simply by setting JMODE to the appropriate setting for the desired configuration as described in . INA± or INB±, can serve as the input to the ADC, however INA± is recommended for highest performance. The analog input can be selected using SINGLE\_INPUT (see the input mux control register). A calibration needs to be performance after switching the input mux for the changes to take effect.

#### 7.4.3 Dual-Input Single-Channel Mode (DUAL DES Mode)

The ADC08DJ5200RF can also be used as a single-channel ADC where the sampling rate is equal to two times the clock frequency ( $f_S = 2 \times f_{CLK}$ ) provided at the CLK+ and CLK- pins. This mode interleaves the two channels by sampling them out-of-phase and each channel samples separate analog inputs (INA± and INB±). The effective sampling rate is twice the device clock input (CLK±). This mode is useful for sampling the output of interleaved track-and-hold analog front-ends. This mode is chosen by setting JMODE to a *single channel mode* as described in and setting SINGLE\_INPUT to use both INA± and INB± (see the input mux control register). The digital processing and JESD204C interface operate as if the device is in single-channel mode sampling only one of the inputs.

#### 7.4.4 JESD204C Modes

The ADC08DJ5200RF can be programmed as a single-channel or dual-channel ADC and a number JESD204C output formats. 表 7-14 summarizes the basic operating mode configuration parameters and whether they are user configured or derived.

表 7-14. ADC08DJ5200RF Operating Mode Configuration Parameters

PARAMETER	DESCRIPTION	USER CONFIGURED OR DERIVED	VALUE
JMODE	JESD204C operating mode, automatically derives the rest of the JESD204C parameters, single-channel or dual-channel mode	User configured	Set by JMODE (see the JESD204C mode register)
DES	1 = single-channel mode, 0 = dual-channel mode	Derived	See Operating Modes
R	Number of bits transmitted per lane per CLK± cycle. The JESD204C line rate is the CLK± frequency times R. This parameter sets the SerDes PLL multiplication factor or controls bypassing of the SerDes PLL.	Derived	See Operating Modes
Links	Number of JESD204C links used	Derived	See Operating Modes
К	Number of frames per multiframe (8B/10B mode)	User configured	Set by KM1 (see the JESD204C K parameter register), see the allowed values in <i>Operating Modes</i> . This parameter is ignored in 64B/66B modes.
E	Number of multiblocks per extended multiblock (64B/66B mode)	Derived	Always set to '1' in ADC08DJ5200RF. This parameter is ignored in 8B/10B modes.

There are a number of parameters required to define the JESD204C transport layer format, all of which are sent across the link during the initial lane alignment sequence in 8B/10B mode. 64B/66B mode does not use the ILAS, however the transport layer uses the same parameters. In the ADC08DJ5200RF, most parameters are automatically derived based on the selected JMODE; however, a few are configured by the user.  $\frac{1}{2}$  7-15 describes these parameters.



# 表 7-15. JESD204C Initial Lane Alignment Sequence Parameters

PARAMETER	DESCRIPTION	USER CONFIGURED OR DERIVED	VALUE
ADJCNT	LMFC adjustment amount (not applicable)	Derived	Always 0
ADJDIR	LMFC adjustment direction (not applicable)	Derived	Always 0
BID	Bank ID	Derived	Always 0
CF	Number of control words per frame	Derived	Always 0
cs	Control bits per sample	Derived	Always set to 0 in ILAS, see <i>Operating Modes</i> for actual usage
DID	Device identifier, used to identify the link	User configured	Set by DID (see the JESD204C DID parameter register), see Lane Assignments
F	Number of octets (bytes) per frame (per lane)	Derived	See Operating Modes
HD	High-density format (samples split between lanes)	Derived	Always 0
JESDV	JESD204 standard revision	Derived	Always 1
К	Number of frames per multiframe	User configured	Set by the KM1 register, see the JESD204C K parameter register
L	Number of serial output lanes per link	Derived	See Operating Modes
LID	Lane identifier for each lane	Derived	See Lane Assignments
М	Number of converters used to determine lane bit packing; may not match number of ADC channels in the device	Derived	See Operating Modes
N	Sample resolution (before adding control and tail bits)	Derived	See Operating Modes
N'	Bits per sample after adding control and tail bits	Derived	See Operating Modes
S	Number of samples per converter (M) per frame	Derived	See Operating Modes
SCR	Scrambler enabled	User configured	Set by the JESD204C control register
SUBCLASSV	Device subclass version	Derived	Always 1
RES1	Reserved field 1	Derived	Always 0
RES2	Reserved field 2	Derived	Always 0
CHKSUM	Checksum for ILAS checking (sum of all above parameters modulo 256)	Derived	Computed based on parameters in this table



# 7.4.4.1 JESD204C Operating Modes Table

表 7-16. ADC08DJ5200RF Operating Modes

		R-SPECIFIED RAMETER		DERIVED PARAMETERS					INPUT CLOCK							
ADC08DJ5200RF OPERATING MODE	JMODE	K [Min:Step:Max]	Encoding	DES	LINKS	N	cs	N'	L (Per Link)	M (Per Link)	F	s	HD	E	R (Fbit / Fclk)	RANGE (MHz)
RESERVED	0-4	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
8-bit, single channel, 8 lanes	5	32:16:256	8b/10b	1	2	8	0	8	4	1	1	4	0	_	2.5	800-5200
8-bit, single channel, 16 lanes	6	32:16:256	8b/10b	1	2	8	0	8	8	1	1	8	0	_	1.25	800-5200
8-bit, dual channel, 8 lanes	7	32:16:256	8b/10b	0	2	8	0	8	4	1	1	4	0	_	2.5	800-5200
8-bit, dual channel, 16 lanes	8	32:16:256	8b/10b	0	2	8	0	8	8	1	1	8	0	_	1.25	800-5200
RESERVED	9-33	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
8-bit, single channel, 4 lanes	34	256 <sup>(1)</sup>	64b/66b	1	2	8	0	8	2	1	1	2	0	1	4.125	800-4160
8-bit, dual channel, 4 lanes	35	256 <sup>(1)</sup>	64b/66b	0	2	8	0	8	2	1	1	2	0	1	4.125	800-4160
RESERVED	36-43	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
8-bit, single channel, 8 lanes	44	256 <sup>(1)</sup>	64b/66b	1	2	8	0	8	4	1	1	4	0	1	2.0625	800-5200
8-bit, dual channel, 8 lanes	45	256 <sup>(1)</sup>	64b/66b	0	2	8	0	8	4	1	1	4	0	1	2.0625	800-5200
RESERVED	46-49	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
8-bit, single channel, 16 lanes	50	256 <sup>(1)</sup>	64b/66b	1	2	8	0	8	8	1	1	8	0	1	1.03125	800-5200
8-bit, dual channel, 16 lanes	51	256 <sup>(1)</sup>	64b/66b	0	2	8	0	8	8	1	1	8	0	1	1.03125	800-5200
RESERVED	52-71	_		_		_	_	_	_	_	_	_	_		_	

<sup>(1)</sup> In the 64B/66B modes, the K parameter is not directly programmable. K is related to E and F according to the equation K=8\*32\*E/F. K is not an actual parameter of the 64B/66B link layer.

#### 7.4.4.2 JESD204C Modes continued

Configuring the ADC08DJ5200RF is made easy by using a single configuration parameter called JMODE (see the JESD204C mode register). Using *Operating Modes*, the correct JMODE value can be found for the desired operating mode. The modes listed in *Operating Modes* are the only available operating modes. This table also gives a range and allowable step size for the K parameter (set by KM1, see the JESD204C K parameter register), which sets the multiframe length in number of frames.

The ADC08DJ5200RF has a total of 16 high-speed output drivers that are grouped into two 8-lane JESD204C links. All operating modes use two links with up to eight lanes per link. The lanes and their derived configuration parameters are described in the Lane Assignement and Parameters table. For a specified JMODE, the lowest indexed lanes for each link are used and the higher indexed lanes for each link are automatically powered down. Always route the lowest indexed lanes to the logic device.

表 7-17. ADC08DJ52	ORF Lane Assignment and Parameters

DEVICE PIN DESIGNATION	JESD204C LINK	DID (User Configured)	LID (Derived)
DA0±			0
DA1±			1
DA2±			2
DA3±	A	Set by DID (see the JESD204C DID parameter register), the effective DID is equal to the DID register	3
DA4±		setting (DID)	4
DA5±			5
DA6±	1		6
DA7±			7
DB0±			0
DB1±			1
DB2±			2
DB3±	В	Set by DID (see the JESD204C DID parameter register), the effective DID is equal to the DID register	3
DB4±		setting plus 1 (DID+1)	4
DB5±			5
DB6±			6
DB7±			7

### 7.4.4.3 JESD204C Transport Layer Data Formats

Output data are formatted in a specific optimized fashion for each JMODE setting based on the transport layer settings for that JMODE. The 8-bit offset binary values are mapped into octets. The following tables show the specific mapping formats for a single frame for each JMODE. The symbol definitions used in the JMODE tables is provided in 表 7-18. In all mappings the tail bits (T) are 0 (zero). All samples are formatted as MSB first, LSB last.

表 7-18. JMODE Table Symbol Definitions

NOTATION	MODE	DESCRIPTION
S[n]	Single channel	Sample n from ADC in single channel mode
A[n]	Dual channel	Sample n from channel A in dual channel mode
B[n]	Dual channel	Sample n from channel A in dual channel mode
Т	_	Tail bits, always set to 0

表 7-19. JMODE 5 (8-bit, Single Channel, 8 Lanes)

OCTET	0			
NIBBLE	0 1			
DA0	S[0]			

表 7-19. JMODE 5 (8-bit, Single Channel, 8 Lanes) (continued)

OCTET	0			
NIBBLE	0 1			
DA1	S[2]			
DA2	S[4]			
DA3	S[6]			
DB0	S[1]			
DB1	S[3]			
DB2	S[5]			
DB3	S[7]			

## 表 7-19 also applies to JMODE 44.

表 7-20. JMODE 6 (8-bit, Single Channel, 16 Lanes)

OCTET 0						
OCTET						
NIBBLE	0	1				
DA0	S[	0]				
DA1	S[	2]				
DA2	S[	4]				
DA3	S[	6]				
DA4	S[	8]				
DA5	S[1	10]				
DA6	S[1	12]				
DA7	S[1	14]				
DB0	S[1]					
DB1	S[	3]				
DB2	S[	5]				
DB3	S[	7]				
DB4	S[9]					
DB5	S[11]					
DB6	S[13]					
DB7	S[1	15]				

# 表 7-20 also applies to JMODE 50.

表 7-21. JMODE 7 (8-bit, Dual Channel, 8 Lanes)

OCTET	0			
NIBBLE	0 1			
DA0	A[	0]		
DA1	A[1]			
DA2	A[2]			
DA3	A[3]			
DB0	B[0]			
DB1	B[1]			
DB2	B[2]			
DB3	B[	3]		

表 7-21 also applies to JMODE 45.



表 7-22. JMODE 8 (8-bit, Dual Channel, 16 Lanes)

OCTET	0		
NIBBLE	0 1		
DA0	A[0]		
DA1	A[1]		
DA2	A[2]		
DA3	A[3]		
DA4	A[4]		
DA5	A[5]		
DA6	A[6]		
DA7	A[7]		
DB0	B[0]		
DB1	B[1]		
DB2	B[2]		
DB3	B[3]		
DB4	B[4]		
DB5	B[5]		
DB6	B[6]		
DB7	B[7]		

### 表 7-22 also applies to JMODE 51.

表 7-23. JMODE 34 (8-bit, Single Channel, 4 lanes)

	, ,		
OCTET	0		
NIBBLE	0	1	
DA0	S[0]		
DA1	S[2]		
DB0	S[1]		
DB1	S[3]		

表 7-24. JMODE 35 (8-bit, Dual Channel, 4 lanes)

-,	, , ,	
OCTET		)
NIBBLE	0	1
DA0	Al	[0]
DA1	Al	[1]
DB0	ВІ	[0]
DB1	BĮ	[1]

#### 7.4.4.4 64B/66B Sync Header Stream Configuration

The sync header stream can be used to identify bit errors on the link or to correct bit errors. Two modes of operation are available in the device. Cyclic redundancy checking (CRC) can be used to identify bit errors. The device only supports 12-bit CRC (CRC-12) and does not support the optional 3-bit CRC-3 described by JESD204C. Alternatively, forward error correction (FEC) can be used to identify bit errors and then correct bit errors. For information on CRC-12, see Cyclic Redundancy Check (CRC) Mode. For information on FEC, see Forward Error Correction (FEC) Mode. Set the sync header stream configuration by using the sync header mode register.

# 7.4.5 Power-Down Modes

The PD input pin allows the devices to be entirely powered down. Power-down can also be controlled by MODE (see the device configuration register). To power down only one channel in dual channel mode use the channel


power down register. The serial data output drivers are disabled when PD is high. For proper operation in foreground calibration mode, ADC\_OFF in the CAL\_CFG register should be programmed to 0x1. When the device returns to normal operation, the JESD204 link must be re-established, and the ADC pipeline contain meaningless information so the system must wait a sufficient time for the data to be flushed.

#### 7.4.6 Test Modes

A number of device test modes are available. These modes insert known patterns of information into the device data path for assistance with system debug, development, or characterization.

#### 7.4.6.1 Serializer Test-Mode Details

Test modes are enabled by setting JTEST (see the JESD204C test pattern control register) to the desired test mode. Each test mode is described in detail in the following sections. Regardless of the test mode, the serializer outputs (number of lanes, rate) are powered up based on JMODE. Only enable the test modes when the JESD204C link is disabled.  $\boxtimes$  7-13 provides a diagram showing the various test mode insertion points.



<sup>\*</sup> Applies only to JMODEs using 8B/10B encoding

☑ 7-13. Test Mode Insertion Points

#### 7.4.6.2 PRBS Test Modes

The PRBS test modes bypass the JESD204C transport layer and link layer and are therefore neither scrambled nor encoded. These test modes produce pseudo-random bit streams that comply with the ITU-T O.150 specification. These bit streams are used with lab test equipment or logic devices that can self-synchronize to the bit pattern. The initial phase of the pattern is not defined since the receiver self synchronizes.

The sequences are defined by a recursive equation. For example, 式 8 defines the PRBS7 sequence.

$$y[n] = y[n - 6] \oplus y[n - 7]$$
 (8)

where

bit n is the XOR of bit [n – 6] and bit [n – 7], which are previously transmitted bits

 $\gtrsim$  7-25 lists equations and sequence lengths for the available PRBS test modes where  $\oplus$  is the XOR operation and y[n] represents bit n in the PRBS sequence. The initial phase of the pattern is unique for each lane.

PRBS TEST MODE	SEQUENCE	SEQUENCE LENGTH (bits)
PRBS7	y[n] = y[n − 6]⊕y[n − 7]	127
PRBS9	y[n] = y[n − 5]⊕y[n − 9]	511
PRBS15	y[n] = y[n – 14]⊕y[n – 15]	32,767
PRBS23	y[n] = y[n − 18]⊕y[n − 23]	8,388,607
PRBS31	y[n] = y[n − 28]⊕y[n − 31]	2,147,483,647

表 7-25. PBRS Mode Equations



#### 7.4.6.3 Clock Pattern Mode

In the clock pattern mode, the JESD204C transport layer and link layer are bypassed, so the test sequence is neither scrambled nor encoded. The pattern consists of a 16-bit long sequence of 8 ones and 8 zeros (1111 1111 0000 0000) that repeats indefinitely.

#### 7.4.6.4 Ramp Test Mode

In the ramp test mode, the JESD204C link layer operates normally, but the transport layer is disabled and the input from the formatter is ignored. In 8B/10B modes, the pattern begins after the ILA sequence finishes. In 64B/66B mode, the pattern begins after the serializers are initialized. Each lane transmits an identical octet stream that is encoded and scrambled by the link layer. The octet stream increments from 0x00 to 0xFF and repeats. This mode is available for both 8B/10B and 64B/66B modes.

#### 7.4.6.5 Short and Long Transport Test Mode

JESD204C defines both short and long transport test modes to verify that the transport layers in the transmitter and receiver are operating correctly. The transport layer test modes are the same for 8B/10B mode and 64B/66B modes, since the transport layer is independent of the link layer.

### 7.4.6.5.1 Short Transport Test Pattern

Short transport test patterns send a predefined octet format that repeats every frame. In the ADC08DJ5200RF, all JMODE configurations use the short transport test pattern. The N' = 8 short transport test pattern is shown in 表 7-26. All applicable lanes are shown, however only the enabled lanes (lowest indexed) for the configured JMODE are used.

24 : 20: 01:010 1:011	20. 20. 0					
FRAME	0	1				
DA0	0x00	0xFF				
DA1	0x01	0xFE				
DA2	0x02	0xFD				
DA3	0x03	0xFC				
DB0	0x00	0xFF				
DB1	0x01	0xFE				
DB2	0x02	0xFD				
DB3	0x03	0xFC				

表 7-26. Short Transport Test Pattern for N' = 8 Modes (Length = 2 Frames)

### 7.4.6.6 D21.5 Test Mode

In this test mode, the controller transmits a continuous stream of D21.5 characters (alternating 0s and 1s). This mode applies to 8B/10B and 64B/66B modes.

#### 7.4.6.7 K28.5 Test Mode

In this test mode, the controller transmits a continuous stream of K28.5 characters. This mode only applies to 8B/10B modes.

#### 7.4.6.8 Repeated ILA Test Mode

In this test mode, the JESD204C link layer operates normally, except that the ILA sequence (ILAS) repeats indefinitely instead of starting the data phase. Whenever the receiver issues a synchronization request, the transmitter initiates code group synchronization. Upon completion of code group synchronization, the transmitter repeatedly transmits the ILA sequence. This mode only applies to 8B/10B modes.

#### 7.4.6.9 Modified RPAT Test Mode

A 12-octet repeating pattern is defined in INCITS TR-35-2004. The purpose of this pattern is to generate white spectral content for JESD204C compliance and jitter testing. 表 7-27 lists the pattern before and after 8B/10B encoding. This mode only applies to 8B/10B modes.

## 表 7-27. Modified RPAT Pattern Values

OCTET NUMBER	Dx.y NOTATION	8-BIT INPUT TO 8B/10B ENCODER	20b OUTPUT OF 8B/10B ENCODER (Two Characters)	
0	D30.5	0xBE	0x86BA6	
1	D23.6	0xD7	UXOUDAU	
2	D3.1	0x23	0xC6475	
3	D7.2	0x47	0xC0475	
4	D11.3	0x6B	0xD0E8D	
5	D15.4	0x8F	OXDOE6D	
6	D19.5	0xB3	0xCA8B4	
7	D20.0	0x14	UXCA6B4	
8	D30.2	0x5E	0x7949E	
9	D27.7	0xFB		
10	D21.1	0x35	0xAA665	
11	D25.2	0x59	0x44005	

## 7.4.7 Calibration Modes and Trimming

ADC08DJ5200RF has two calibration modes available: foreground calibration and background calibration. When foreground calibration is initiated the ADCs are automatically taken offline and the output data becomes midcode (0x000 in 2's complement) while a calibration is occurring. Background calibration allows the ADC to continue normal operation while the ADC cores are calibrated in the background by swapping in a different ADC core to take its place. Additional offset calibration features are available in both foreground and background calibration modes. Further, a number of ADC parameters can be trimmed to optimize performance in a user system.

ADC core. The banks sample out-of-phase so that each ADC core is two-way interleaved. The six banks form three *ADC cores*, referred to as ADC A, ADC B, and ADC C. In foreground calibration mode, ADC A samples INA± and ADC B samples INB± in dual-channel mode and both ADC A and ADC B sample INA± (or INB±) in single-channel mode. In the background calibration modes, the third ADC core, ADC C, is swapped in periodically for ADC A and ADC B so that they can be calibrated without disrupting operation. 

7-14 provides a diagram of the calibration system including labeling of the banks that make up each ADC core. When calibration is performed the linearity, gain and offset voltage for each bank are calibrated to an internally generated calibration signal. The analog inputs can be driven during calibration, in both foreground and background calibration, except that when offset calibration (OS\_CAL or BGOS\_CAL) is used there must be no signals (or aliased signals) near DC for proper estimation of the offset (see the *Offset Calibration* section).




図 7-14. ADC08DJ5200RF Calibration System Block Diagram

In addition to calibration, a number of ADC parameters are user controllable to provide trimming for optimal performance. These parameters include input offset voltage, ADC gain, interleaving timing, and input termination resistance. The default trim values are programmed at the factory to unique values for each device that are determined to be optimal at the test system operating conditions. The user can read the factory-programmed

values from the trim registers and adjust as desired. The register fields that control the trimming are labeled according to the input that is being sampled (INA± or INB±), the bank that is being trimmed, or the ADC core that is being trimmed. The user is not expected to change the trim values as operating conditions change, however optimal performance can be obtained by doing so. Any custom trimming must be done on a per device basis because of process variations, meaning that there is no global optimal setting for all parts. See the *Trimming* section for information about the available trim parameters and associated registers.

## 7.4.7.1 Foreground Calibration Mode

Foreground calibration requires the ADC to stop converting the analog input signals during the procedure. Foreground calibration always runs on power-up and the user must wait a sufficient time before programming the device to nake sure the calibration is finished. Foreground calibration can be initiated by triggering the calibration engine. The trigger source can be either the CAL\_TRIG pin or CAL\_SOFT\_TRIG (see the calibration software trigger register) and is chosen by setting CAL\_TRIG\_EN (see the calibration pin configuration register).

### 7.4.7.2 Background Calibration Mode

Background calibration mode allows the ADC to continuously operate, with no interruption of data. This continuous operation is accomplished by activating an extra ADC core that is calibrated and then takes over operation for one of the other previously active ADC cores. When that ADC core is taken off-line, that ADC is calibrated and can in turn take over to allow the next ADC to be calibrated. This process operates continuously, ensuring the ADC cores always provide the optimum performance regardless of system operating condition changes. Because of the additional active ADC core, background calibration mode has increased power consumption in comparison to foreground calibration mode. The low-power background calibration (LPBG) mode discussed in the Low-Power Background Calibration (LPBG) Mode section provides reduced average power consumption in comparison with the standard background calibration mode. Background calibration can be enabled by setting CAL\_BG (see the calibration configuration 0 register). CAL\_TRIG\_EN must be set to 0 and CAL\_SOFT\_TRIG must be set to 1.

Great care has been taken to minimize effects on converted data as the core switching process occurs, however, small brief glitches may still occur on the converter data as the cores are swapped.

#### 7.4.7.3 Low-Power Background Calibration (LPBG) Mode

Low-power background calibration (LPBG) mode reduces the power-overhead of enabling additional ADC cores. Off-line cores are powered down until ready to be calibrated and put on-line. Set LP\_EN = 1 to enable the low-power background calibration feature. LP\_SLEEP\_DLY is used to adjust the amount of time an ADC sleeps before waking up for calibration (if LP\_EN = 1 and LP\_TRIG = 0). LP\_WAKE\_DLY sets how long the core is allowed to stabilize before calibration and being put on-line. LP\_TRIG is used to select between an automatic switching process or one that is controlled by the user via CAL\_SOFT\_TRIG or CAL\_TRIG. In this mode there is an increase in power consumption during the ADC core calibration. The power consumption roughly alternates between the power consumption in foreground calibration when the spare ADC core is sleeping to the power consumption in background calibration when the spare ADC is being calibrated. Design the power-supply network to handle the transient power requirements for this mode. LPBG calibration mode is not recommended to be used in single channel operating modes.

#### 7.4.8 Offset Calibration

Foreground calibration and background calibration modes inherently calibrate the offsets of the ADC cores; however, the input buffers sit outside of the calibration loop and therefore their offsets are not calibrated by the standard calibration process. In both dual-channel mode and single-channel mode, uncalibrated input buffer offsets result in a shift in the mid-code output (DC offset) with no input. Further, in single-channel mode uncalibrated input buffer offsets can result in a fixed spur at  $f_{\rm S}$  / 2. A separate calibration is provided to correct the input buffer offsets.

There must be no signals at or near DC or aliased signals that fall at or near DC in order to properly calibration the offsets, requiring the system to specify this condition during normal operation or have the ability to mute the input signal during calibration. Foreground offset calibration is enabled via CAL\_OS and only performs the calibration one time as part of the foreground calibration procedure. Background offset calibration is enabled via CAL\_BGOS and continues to correct the offset as part of the background calibration routine to account for



operating condition changes. When CAL\_BGOS is set, the system must make sure there are no DC or near DC signals or aliased signals that fall at or near DC during normal operation. When background offset calibration is used the analog to digital conversion is disturbed by a bandwidth difference. The calibration time is relatively long becuase the offset calibration engine requires a lot of averaging. A preferred method for offset calibration is to use foreground calibration as a one-time operation so the timing of the disturbing glitch can be controlled. A one time foreground calibration can be performed by setting CAL\_OS to 1 before setting CAL\_EN. However, this will not correct for variations as operating conditions change.

The offset calibration correction uses the input offset voltage trim registers (see  $\gtrsim$  7-28) to correct the offset and therefore must not be written by the user when offset calibration is used. The user can read the calibrated values by reading the OADJ\_x\_VINy registers, where x is the ADC core and y is the input (INA $\pm$  or INB $\pm$ ), after calibration is completed. Only read the values when FG\_DONE is read as 1 when using foreground offset calibration (CAL\_OS = 1) and do not read the values when using background offset calibration (CAL\_BGOS = 1).

#### 7.4.9 Trimming

表 7-28 lists the parameters that can be trimmed and the associated registers. User trimming is limited to foreground (FG) calibration mode only.

表 7-28. Trim Register Descriptions

TRIM PARAMETER	TRIM REGISTER	NOTES
Band-gap reference	BG_TRIM	Measurement on BG output pin.
Input termination resistance	RTRIM_x, where x = A for INA± or B for INB±)	The device must be powered on with a clock applied.
Input offset voltage  OADJ_A_FG0_VINx, OADJ_A_FG90_VINx and OADJ_B_FG0_VINx, where OADJ_A applies to ADC core A and OADJ_B applies to ADC core B, FG0 applies to dual channel mode for ADC cores A and B and single channel mode for ADC core B, FG90 applies to ADC core A in single channel mode and x = A for INA± or B for INB±)		Input offset adjustment in dual channel mode consists of changing OADJ_A_FG0_VINA for channel A and OADJ_B_FG0_VINB for channel B. In single channel mode, OADJ_A_FG90_VINx and OADJ_B_FG0_VINx must be adjusted together to trim the input offset or adjusted separate to compensate the f <sub>S</sub> /2 offset spur.
INA± and INB± gain	GAIN_xy_FGDUAL or GAIN_xy_FGDES, where x = ADC channel (A or B) and y = bank number (0 or 1)	Set FS_RANGE_A and FS_RANGE_B to default values before trimming the input. Use FS_RANGE_A and FS_RANGE_B to adjust the full-scale input voltage. The GAIN_xy_FGDUAL registers apply to Dual Channel Mode and the GAIN_xy_FGDES registers apply to the Single Channel Mode. To trim the gain of ADC core A or B, change GAIN_x0_FGDUAL and GAIN_x1_FGDUAL (or GAIN_x0_FGDES and GAIN_x1_FGDES) together in the same direction. To trim the gain of the two banks within ADC A or B, change GAIN_x0_FGDUAL and GAIN_x1_FGDUAL (or GAIN_x0_FGDUAL and GAIN_x1_FGDUAL) in opposite directions.
INA± and INB± full-scale input voltage	FS_RANGE_x, where x = A for INA± or B for INB±)	Full-scale input voltage adjustment for each input. The default value is effected by GAIN_Bx (x = 0, 1, 4 or 5). Trim GAIN_Bx with FS_RANGE_x set to the default value. FS_RANGE_x can then be used to trim the full-scale input voltage.
Intra-ADC core timing (bank timing)		Trims the timing between the two banks of an ADC core (ADC A or B). The 0° clock phase is used for dual channel mode and for ADC B in single channel mode. The $-90^\circ$ clock phase is used only for ADC A in single-channel mode. A mismatch in the timing between the two banks of an ADC core can result in an $f_{\rm S}/2\text{-}f_{\rm IN}$ spur in dual channel mode or $f_{\rm S}/4\pm f_{\rm IN}$ spurs in single channel mode.
Inter-ADC core timing (dual- channel mode)	TADJ_A, TADJ_B	The suffix letter (A or B) indicates the ADC core that is being trimmed. Changing either TADJ_A or TADJ_B adjusts the sampling instance of ADC A relative to ADC B in dual channel mode.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



表 7-28. Trim Register Descriptions (continued)

		,
TRIM PARAMETER	TRIM REGISTER	NOTES
Inter-ADC core timing (single-channel mode)	TADJ_A_FG90_VINx, TADJ_B_FG0_VINx, where x = analog input (INA± or INB±)	These trim registers are used to adjust the timing of ADC core A relative to ADC core B in single channel mode. A mismatch in the timing will result in an f <sub>S</sub> /2-f <sub>IN</sub> spur that is signal dependent. Changing either TADJ_A_FG90_VINx or TADJ_B_FG0_VINx changes the relative timing of ADC core A relative to ADC core B in single channel mode.



### 7.5 Programming

#### 7.5.1 Using the Serial Interface

The serial interface is accessed using the following four pins: serial clock (SCLK), serial data in (SDI), serial data out (SDO), and serial interface chip-select (SCS). Register access is enabled through the SCS pin.

#### 7.5.1.1 SCS

This signal must be asserted low to access a register through the serial interface. Setup and hold times with respect to the SCLK must be observed.

#### 7.5.1.2 SCLK

Serial data input is accepted at the rising edge of this signal. SCLK has no minimum frequency requirement.

#### 7.5.1.3 SDI

Each register access requires a specific 24-bit pattern at this input. This pattern consists of a read-and-write (R/W) bit, register address, and register value. The data are shifted in MSB first and multi-byte registers are always in little-endian format (least significant byte stored at the lowest address). Setup and hold times with respect to the SCLK must be observed (see the *Tining Requirements* table).

#### 7.5.1.4 SDO

The SDO signal provides the output data requested by a read command. This output is high impedance during write bus cycles and during the read bit and register address portion of read bus cycles.

As shown in 🗵 7-15, each register access consists of 24 bits. The first bit is high for a read and low for a write.

The next 15 bits are the address of the register that is to be written to. During write operations, the last eight bits are the data written to the addressed register. During read operations, the last eight bits on SDI are ignored and, during this time, the SDO outputs the data from the addressed register.  $\boxtimes$  7-15 shows the serial protocol details.




図 7-15. Serial Interface Protocol: Single Read/Write

### 7.5.1.5 Streaming Mode

The serial interface supports streaming reads and writes. In this mode, the initial 24 bits of the transaction specifics the access type, register address, and data value as normal. Additional clock cycles of write or read data are immediately transferred, as long as the  $\overline{SCS}$  input is maintained in the asserted (logic low) state. The register address auto increments (default) or decrements for each subsequent 8-bit transfer of the streaming transaction. The ADDR\_ASC bit (register 000h, bits 5 and 2) controls whether the address value ascends (increments) or descends (decrements). Streaming mode can be disabled by setting the ADDR\_HOLD bit (see the user SPI configuration register).  $\boxtimes$  7-16 shows the streaming mode transaction details.




図 7-16. Serial Interface Protocol: Streaming Read/Write

See the SPI Register Map section for detailed information regarding the registers.

#### Note

The serial interface must not be accessed during ADC calibration. Accessing the serial interface during this time impairs the performance of the device until the device is calibrated correctly. Writing or reading the serial registers also reduces dynamic ADC performance for the duration of the register access time.



# 7.6 SPI Register Map

表 7-29 lists the SPI\_Register\_Map registers. All register offset addresses not listed in 表 7-29 should be considered as reserved locations and the register contents should not be modified.

表 7-29. SPI REGISTER MAP Registers

		表 7-29. SPI REGISTER MAP Registers	
Address	ress Acronym Register Name		Section
0x0	CONFIG_A	Configuration A (default: 0x30)	Go
0x2	DEVICE_CONFIG	Device Configuration (default: 0x00)	Go
0x3	CHIP_TYPE	Chip Type (Default: 0x03)	Go
0x4	CHIP_ID	Chip Identification	Go
0xC	VENDOR_ID	Vendor Identification (Default = 0x0451)	Go
0x10	USR0	User SPI Configuration (Default: 0x00)	Go
0x29	CLK_CTRL0	Clock Control 0 (default: 0x00)	Go
0x2A	CLK_CTRL1	Clock Control 1 (default: 0x00)	Go
0x02B	CLK_CNTL2	Clock Control 2 (default: 0x11)	Go
0x2C	SYSREF_POS	SYSREF Capture Position (Read-Only, Default: undefined)	Go
0x30	FS_RANGE_A	FS_RANGE_A (default: 0xA000)	Go
0x32	FS_RANGE_B	FS_RANGE_B (default: 0xA000)	Go
0x38	BG_BYPASS	Band-Gap Bypass (default: 0x00)	Go
0x3B	TMSTP_CTRL	TMSTP Control (default: 0x00)	Go
0x48	SER_PE	Serializer Pre-Emphasis Control (default: 0x00)	Go
0x60	INPUT_MUX	Input Mux Control (default: 0x01)	Go
0x61	CAL_EN	Calibration Enable (Default: 0x01)	Go
0x62	CAL_CFG0	Calibration Configuration 0 (Default: 0x01)	Go
0x64	CAL_CFG2	Calibration Configuration 0 (Default: 0x02)	Go
0x68	CAL_AVG	Calibration Averaging (default: 0x61)	Go
0x6A	CAL_STATUS	Calibration Status (default: undefined) (read-only)	Go
0x6B	CAL_PIN_CFG	Calibration Pin Configuration (default: 0x00)	Go
0x6C	CAL_SOFT_TRIG	Calibration Software Trigger (default: 0x01)	Go
0x6E	CAL_LP	Low-Power Background Calibration (default: 0x88)	Go
0x70	CAL_DATA_EN	Calibration Data Enable (default: 0x00)	Go
0x71	CAL_DATA	Calibration Data (default: undefined)	Go
0x7A	GAIN_TRIM_A	Gain DAC Trim A (default from Fuse ROM)	Go
0x7B	GAIN_TRIM_B	Gain DAC Trim B (default from Fuse ROM)	Go
0x7C	BG_TRIM	Band-Gap Trim (default from Fuse ROM)	Go
0x7E	RTRIM_A	Resistor Trim for VinA (default from Fuse ROM)	Go
0x7F	RTRIM_B	Resistor Trim for VinB (default from Fuse ROM)	Go
0x9D	ADC_DITH	ADC Dither Control (default from Fuse ROM)	Go
0x160	LSB_CTRL	LSB Control Bit Output (default: 0x00)	Go
0x200	JESD_EN	JESD204C Subsystem Enable (default: 0x01)	Go
0x201	JMODE	JESD204C Mode (default: 0x02)	Go
0x202	KM1	JESD204C K Parameter (default: 0x1F)	Go
0x203	JSYNC_N	JESD204C Manual Sync Request (default: 0x01)	Go
0x204	JCTRL	JESD204C Control (default: 0x03)	Go
0x205	JTEST	JESD204C Test Control (default: 0x00)	Go
0x206	DID	JESD204C DID Parameter (default: 0x00)	Go
0x207	FCHAR	JESD204C Frame Character (default: 0x00)	Go



# 表 7-29. SPI REGISTER MAP Registers (continued)

Address	Acronym	Register Name	Section
0x208	JESD_STATUS	JESD204C / System Status Register	Go
0x209	PD_CH	JESD204C Channel Power Down (default: 0x00)	Go
0x20A	JEXTRA_A	JESD204C Extra Lane Enable (Link A) (default: 0x00)	Go
0x20B	JEXTRA_B	JESD204C Extra Lane Enable (Link B) (default: 0x00)	Go
0x20F	SHMODE	JESD204C Sync Word Mode (default: 0x00)	
0x211	OVR_T0	Over-range Threshold 0 (default: 0xF2)	Go
0x212	OVR_T1	Over-range Threshold 1 (default: 0xAB)	Go
0x213	OVR_CFG	Over-range Enable / Hold Off (default: 0x07)	Go
0x270	INIT_STATUS	Initialization Status (read-only)	Go
0x297	SPIN_ID	Chip Spin Identifier (default: See description, read-only)	Go
0x2A2	TESTBUS	Analog Test Bus Control (default: 0x00)	Go
0x2B0	SRC_EN	SYSREF Calibration Enable (default: 0x00)	Go
0x2B1	SRC_CFG	SYSREF Calibration Configuration (default: 0x05)	Go
0x2B2	SRC_STATUS	SYSREF Calibration Status (read-only, default: undefined)	Go
0x2B5	TAD	DEVCLK Timing Adjust (default: 0x00)	Go
0x2B8	TAD_RAMP	DEVCLK Timing Adjust Ramp Control (default: 0x00)	Go
0x2C0	ALARM	Alarm Interrupt (read-only)	Go
0x2C1	ALM_STATUS	Alarm Status (default: 0x3F, write to clear)	Go
0x2C2	ALM MASK	Alarm Mask Register (default: 0x3F)	Go
0x2C4	FIFO_LANE_ALM	FIFO Overflow/Underflow Alarm (default: 0xFFFF)	Go
0x310	TADJ_A	Timing Adjust for A-ADC operating in Dual Channel Mode (default from Fuse ROM)	Go
0x313	TADJ B	Timing Adjust for B-ADC operating in Dual Channel Mode (default from Fuse ROM)	Go
0x314	TADJ_A_FG90_VINA	Timing Adjust for A-ADC operating in Single Channel Mode and sampling INA± (default from Fuse ROM)	Go
0x315	TADJ_B_FG0_VINA	Timing Adjust for B-ADC operating in Single Channel Mode and sampling INA± (default from Fuse ROM)	Go
0x31A	TADJ_A_FG90_VINB	Timing Adjust for A-ADC operating in Single Channel Mode and sampling INB± (default from Fuse ROM)	Go
0x31B	TADJ_B_FG0_VINB	Timing Adjust for B-ADC operating in Single Channel Mode and sampling INB± (default from Fuse ROM)	Go
0x344	OADJ_A_FG0_VINA	Offset Adjustment for A-ADC operating in Dual Channel Mode sampling INA± (default from Fuse ROM)	Go
0x346	OADJ_A_FG0_VINB	Offset Adjustment for A-ADC operating in Dual Channel Mode sampling INB± (default from Fuse ROM)	Go
0x348	OADJ_A_FG90_VINA	Offset Adjustment for A-ADC operating in Single Channel Mode sampling INA± (default from Fuse ROM)	Go
0x34A	OADJ_A_FG90_VINB	Offset Adjustment for A-ADC operating in Single Channel Mode sampling INB± (default from Fuse ROM)	Go
0x34C	OADJ_B_FG0_VINA	Offset Adjustment for B-ADC sampling INA± (default from Fuse ROM)	Go
0x34E	OADJ_B_FG0_VINB	Offset Adjustment for B-ADC sampling INB± (default from Fuse ROM)	Go
0x350	GAIN_A0_FGDUAL	Fine Gain Adjust for ADC A Bank 0 in Dual Channel Mode (default from Fuse ROM)	Go
0x351	GAIN_A1_FGDUAL	Fine Gain Adjust for ADC A Bank 1 in Dual Channel Mode (default from Fuse ROM)	Go
0x352	GAIN_B0_FGDUAL	Fine Gain Adjust for ADC B Bank 0 in Dual Channel Mode (default from Fuse ROM)	Go
0x353	GAIN_B1_FGDUAL	Fine Gain Adjust for ADC B Bank 1 in Dual Channel Mode (default from Fuse ROM)	Go
0x354	GAIN_A0_FGDES	Fine Gain Adjust for ADC A Bank 0 in Single Channel Mode (default from Fuse ROM)	Go
0x355	GAIN_A1_FGDES	Fine Gain Adjust for ADC A Bank 1 in Single Channel Mode (default from Fuse ROM)	Go



## 表 7-29. SPI REGISTER MAP Registers (continued)

Address	Acronym	Register Name	Section
0x356	GAIN_B0_FGDES	Fine Gain Adjust for ADC B Bank 0 in Single Channel Mode (default from Fuse ROM)	Go
0x357	GAIN_B1_FGDES	Fine Gain Adjust for ADC B Bank 1 in Single Channel Mode (default from Fuse ROM)	Go
0x400	PFIR_CFG	Programmable FIR Mode (default: 0x00)	Go
0x418	PFIR_A0	PFIR Coefficient A0	Go
0x41A	PFIR_A1	PFIR Coefficient A1	Go
0x41C	PFIR_A2	PFIR Coefficient A2	Go
0x41E	PFIR_A3	PFIR Coefficient A3	Go
0x420	PFIR_A4	PFIR Coefficient A4	Go
0x423	PFIR_A5	PFIR Coefficient A5	Go
0x425	PFIR_A6	PFIR Coefficient A6	Go
0x427	PFIR_A7	PFIR Coefficient A7	Go
0x429	PFIR_A8	PFIR Coefficient A8	Go
0x448	PFIR_B0	PFIR Coefficient B0	Go
0x44A	PFIR_B1	PFIR Coefficient B1	Go
0x44C	PFIR_B2	PFIR Coefficient B2	Go
0x44E	PFIR_B3	PFIR Coefficient B3	Go
0x450	PFIR_B4	PFIR Coefficient B4	Go
0x453	PFIR_B5	PFIR Coefficient B5	Go
0x455	PFIR_B6	PFIR Coefficient B6	Go
0x457	PFIR_B7	PFIR Coefficient B7	Go
0x459	PFIR_B8	PFIR Coefficient B8	Go

Complex bit access types are encoded to fit into small table cells.  $\frac{1}{2}$  7-30 shows the codes that are used for access types in this section.

表 7-30. SPI\_Register\_Map Access Type Codes

Access Type	Code	Description			
Read Type					
R	R	Read			
Write Type					
W	W	Write			
Reset or Defaul	Value	•			
-n		Value after reset or the default value			
Register Array \	/ariables	•			
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.			
у		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.			

## 7.6.1 CONFIG\_A Register (Address = 0x0) [reset = 0x30]

CONFIG\_A is shown in 図 7-17 and described in 表 7-31.

Return to the Summary Table.

Configuration A (default: 0x30)

### 図 7-17. CONFIG\_A Register

	7	6	5	4	3	2	1	0
S	OFT_RESET	RESERVED	ASCEND	SDO_ACTIVE		RESE	RVED	
	R/W-0x0	R/W-0x0	R/W-0x1	R-0x1		R/W	-0x0	

### 表 7-31. CONFIG\_A Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	SOFT_RESET	R/W	0x0	Setting this bit causes a full reset of the chip and all SPI registers (including CONFIG_A). This bit is self-clearing. After writing this bit, the part may take up to 750ns to reset. During this time, do not perform any SPI transactions.
6	RESERVED	R/W	0x0	
5	ASCEND	R/W	0x1	0 : Address is decremented during streaming reads/writes     1 : Address is incremented during streaming reads/writes (default)
4	SDO_ACTIVE	R	0x1	Always returns 1. Always use SDO for SPI reads. No SDIO mode supported.
3:0	RESERVED	R/W	0x0	

# 7.6.2 DEVICE\_CONFIG Register (Address = 0x2) [reset = 0x00]

DEVICE\_CONFIG is shown in 図 7-18 and described in 表 7-32.

Return to the Summary Table.

Device Configuration (default: 0x00)

### 図 7-18. DEVICE\_CONFIG Register



## 表 7-32. DEVICE\_CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:2	RESERVED	R/W	0x0	
1:0	MODE	R/W	0x0	0 : Normal operation (default)
				1 : Reserved
				2 : Reserved
				3 : Power down (lowest power, slower resume)

## 7.6.3 CHIP\_TYPE Register (Address = 0x3) [reset = 0x03]

CHIP TYPE is shown in 図 7-19 and described in 表 7-33.

Return to the Summary Table.

Chip Type (Default: 0x03)



## 図 7-19. CHIP\_TYPE Register

7	6	5	4	3	2	1	0	
	RESE	RVED		CHIP_TYPE				
	R/W-0x0				R-0	)x3		

### 表 7-33. CHIP\_TYPE Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	RESERVED	R/W	0x0	
3:0	CHIP_TYPE	R	0x3	Always returns 0x3, indicating that the part is a high speed ADC.

## 7.6.4 CHIP\_ID Register (Address = 0x4) [reset = 0x0]

CHIP\_ID is shown in 図 7-20 and described in 表 7-34.

Return to the Summary Table.

Chip Identification

### 図 7-20. CHIP\_ID Register

15	14	13	12	11	10	9	8	
			CHIF	P_ID				
			R-0	0x0				
7	6	5	4	3	2	1	0	
	CHIP_ID							
	R-0x0							

## 表 7-34. CHIP\_ID Register Field Descriptions

Bit	Field	Туре	Reset Description	
15:0	CHIP_ID	R	0x0	Returns 0x0021 indicating the device is in the ADCrrDJssssRF
				family.

## 7.6.5 VENDOR\_ID Register (Address = 0xC) [reset = 0x0]

VENDOR\_ID is shown in 図 7-21 and described in 表 7-35.

Return to the Summary Table.

Vendor Identification (Default = 0x0451)

#### 図 7-21. VENDOR ID Register

15	14	13	12	11	10	9	8	
	VENDOR_ID							
	R-0x0							
7	6	5	4	3	2	1	0	
	VENDOR_ID							
	R-0x0							

## 表 7-35. VENDOR\_ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	VENDOR_ID	R	0x0	Always returns 0x0451 (Vendor ID for Texas Instruments)



# 7.6.6 USR0 Register (Address = 0x10) [reset = 0x00]

USR0 is shown in 図 7-22 and described in 表 7-36.

Return to the Summary Table.

User SPI Configuration (Default: 0x00)

# 図 7-22. USR0 Register

7	6	5	4	3	2	1	0
	RESERVED					ADDR_HOLD	
	R/W-0x0						R/W-0x0

## 表 7-36. USR0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	RESERVED	R/W	0x0	
0	ADDR_HOLD	R/W	0x0	Use ASCEND register to select address ascend/descend mode (default)     Address stays constant throughout streaming operation; useful for reading and writing calibration vector information at the CAL_DATA register

# 7.6.7 CLK\_CTRL0 Register (Address = 0x29) [reset = 0x00]

CLK\_CTRL0 is shown in  $\boxtimes$  7-23 and described in  $\textcircled{\pi}$  7-37.

Return to the Summary Table.

Clock Control 0 (default: 0x00)

#### 図 7-23. CLK CTRL0 Register

		-	· _	•			
7	6	5	4	3	2	1	0
RESERVED	SYSREF_PRO C_EN	SYSREF_REC V_EN	SYSREF_ZOO M		SYSRE	F_SEL	
R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0		R/W-	·0x0	

## 表 7-37. CLK\_CTRL0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0x0	
6	SYSREF_PROC_EN	R/W	0x0	This bit enables the SYSREF processor, which allows the device to process SYSREF events (default: disabled). SYSREF_RECV_EN must be set before setting SYSREF_PROC_EN.
5	SYSREF_RECV_EN	R/W	0x0	Set this bit to enable the SYSREF receiver circuit (default: disabled)
4	SYSREF_ZOOM	R/W	0x0	Set this bit to zoom in the SYSREF windowing status and delays (impacts SYSERF_POS and SYSREF_SEL). When set, the delays used in the SYSREF windowing feature (reported in the SYSREF_POS register) become smaller. Use SYSREF_ZOOM for high clock rates, specifically when multiple SYSREF valid windows are encountered in the SYSREF_POS register; see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section.



表 7-37. CLK\_CTRL0 Register Field Descriptions (continued)

	Bit	Field	Туре	Reset	Description
Г	3:0	SYSREF_SEL	R/W	0x0	Set this field to select which SYSREF delay to use. Set this field
					based on the results returned by SYSREF_POS; see the SYSREF
					Position Detector and Sampling Position Selection (SYSREF
					Windowing) section. These bits must be set to 0 to use SYSREF
					calibration; see the Automatic SYSREF Calibration section.

## 7.6.8 CLK\_CTRL1 Register (Address = 0x2A) [reset = 0x00]

CLK\_CTRL1 is shown in 図 7-24 and described in 表 7-38.

Return to the Summary Table.

Clock Control 1 (default: 0x00)

### 図 7-24. CLK\_CTRL1 Register

7	6	5	4	3	2	1	0
RESERVED				SYSREF_TIME _STAMP_EN	DEVCLK_LVPE CL_EN	SYSREF_LVPE CL_EN	SYSREF_INVE RTED
	R/W	-0x0		R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0

### 表 7-38. CLK\_CTRL1 Register Field Descriptions

	Z. co. cit_citation_co.											
Bit	Field	Туре	Reset	Description								
7:4	RESERVED	R/W	0x0									
3	SYSREF_TIME_STAMP_ EN	R/W	0x0	The SYSREF signal can be observed on the LSB of the JESD204C output samples when SYSREF_TIMESTAMP_EN and TIME_STAMP_EN are both set. This bit allows SYSREF± to be used as the timestamp input.								
2	DEVCLK_LVPECL_EN	R/W	0x0	Activate DC-coupled, low-voltage PECL mode for CLK±; see the Pin Functions table.								
1	SYSREF_LVPECL_EN	R/W	0x0	Activate DC-coupled, low-voltage PECL mode for SYSREF±; see the Pin Functions table.								
0	SYSREF_INVERTED	R/W	0x0	This bit inverts the SYSREF signal used for alignment.								

## 7.6.9 CLK\_CTRL2 Register (Address = 0x02B) [reset = 0x11]

CLK\_CTRL2 is shown in and described in 図 7-25 and described in 表 7-39.

Return to the Summary Table.

Clock Control 2 (default: 0x11)

## 図 7-25. CLK\_CTRL2 Register

		=					
7	6	5	4	3	2	1	0
	RESERVED		C_CLK_FEEDB ACK_GAIN	Reserved	EN_VA11_NOIS E_SUPPR	CLKSAM	P_DEL
	R/W-0x0		R/W-0x1	R/W-0x0	R/W-0x0	R/W-0	Ox1

#### 表 7-39. CLK CTRL2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0x0	

表 7-39. CLK\_CTRL2 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
4	C_CLK_FEEDBACK_GAI	R/W	0x1	Adjustable feedback gain for CMLtoCMOS converter (high gain:1)
3	Reserved	R/W	0x0	Reserved
2	EN_VA11_NOISE_SUPPR	R/W	0x0	When set, noise on VA11 is suppressed. It is recommended to have this set, as it reduces noise coupling from the digital circuits to analog clock, at the expense of a small increase in power.
1:0	CLKSAMP_DEL	R/W	0x1	Adjustable delay for the sampling clock (one hot encoded)

# 7.6.10 SYSREF\_POS Register (Address = 0x2C) [reset = 0x0]

SYSREF\_POS is shown in 図 7-26 and described in 表 7-40.

Return to the Summary Table.

SYSREF Capture Position (Read-Only, Default: undefined)

図 7-26. SYSREF POS Register

図 7-26. SYSREF_POS Register										
23	22	21	20	19	18	17	16			
SYSREF_POS										
R/W-0x0										
15	14	13	12	11	10	9	8			
			SYSRE	F_POS						
R/W-0x0										
7	6	5	4	3	2	1	0			
SYSREF_POS										
			R/W	/-0x0						

### 表 7-40. SYSREF\_POS Register Field Descriptions

Bit	Field	Туре	Reset	Description	
23:0	SYSREF_POS	F_POS R/W 0x0 Returns a 24-bit status value that indicates the position of the			
				SYSREF edge with respect to CLK±. Use this to program	
				SYSREF_SEL.	

## 7.6.11 FS\_RANGE\_A Register (Address = 0x30) [reset = 0xA000]

FS\_RANGE\_A is shown in 図 7-27 and described in 表 7-41.

Return to the Summary Table.

FS\_RANGE\_A (default: 0xA000)

### 図 7-27. FS\_RANGE\_A Register

15	14	13	12	11	10	9	8			
FS_RANGE_A										
R/W-0xA000										
7	6	5	4	3	2	1	0			
	FS_RANGE_A									
	R/W-0xA000									
1										



表 7-41. FS\_RANGE\_A Register Field Descriptions

		_	_	•			
Bit	Field	Туре	Reset	Description			
15:0	FS_RANGE_A	R/W	0xA000	These bits enable adjustment of the analog full-scale range for I			
				0x0000: Settings below 0x2000 result in degraded performance			
				0x2000: 500 mVPP - Recommended minimum setting			
				0xA000: 800 mVPP (default)			
				0xFFFF: 1000 mVPP - Maximum setting			

## 7.6.12 FS\_RANGE\_B Register (Address = 0x32) [reset = 0xA000]

FS\_RANGE\_B is shown in 図 7-28 and described in 表 7-42.

Return to the Summary Table.

FS\_RANGE\_B (default: 0xA000)

#### 図 7-28. FS RANGE B Register

			_							
15	14	13	12	11	10	9	8			
FS_RANGE_B										
R/W-0xA000										
7 6 5 4 3 2 1 0										
FS_RANGE_B										
	R/W-0xA000									

## 表 7-42. FS\_RANGE\_B Register Field Descriptions

Bit	Field	Туре	Reset	Description		
15:0	FS_RANGE_B	R/W	0xA000	These bits enable adjustment of the analog full-scale range for INB±.		
				0x0000: Settings below 0x2000 result in degraded performance		
				0x2000: 500 mVPP - Recommended minimum setting		
				0xA000: 800 mVPP (default)		
				0xFFFF: 1000 mVPP - Maximum setting		

### 7.6.13 BG\_BYPASS Register (Address = 0x38) [reset = 0x00]

BG BYPASS is shown in 図 7-29 and described in 表 7-43.

Return to the Summary Table.

Band-Gap Bypass (default: 0x00)

#### 図 7-29. BG BYPASS Register

7	6	5	4	3	2	1	0		
RESERVED									
	R/W-0x0								

### 表 7-43. BG\_BYPASS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	RESERVED	R/W	0x0	
0	BG_BYPASS	R/W		When set, VA11 is used as the voltage reference instead of the band-gap voltage.

## 7.6.14 TMSTP\_CTRL Register (Address = 0x3B) [reset = 0x00]

TMSTP\_CTRL is shown in 図 7-30 and described in 表 7-44.

Return to the Summary Table.

TMSTP Control (default: 0x00)

### 図 7-30. TMSTP\_CTRL Register



### 表 7-44. TMSTP\_CTRL Register Field Descriptions

			_	•
Bit	Field	Туре	Reset	Description
7:2	RESERVED	R/W	0x0	
1	TMSTP_LVPECL_EN	R/W	0x0	When set, activates the low voltage PECL mode for the differential TMSTP± input.
0	TMSTP_RECV_EN	R/W	0x0	Enables the differential differential TMSTP± input.

### 7.6.15 SER\_PE Register (Address = 0x48) [reset = 0x00]

SER\_PE is shown in 図 7-31 and described in 表 7-45.

Return to the Summary Table.

Serializer Pre-Emphasis Control (default: 0x00)

### 図 7-31. SER\_PE Register

7	6	5	4	3	2	1	0
	RESE	RVED		SER_PE_BOO ST		SER_PE	
	R/W	'-0x0		R/W-0x0		R/W-0x0	

## 表 7-45. SER\_PE Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	RESERVED	R/W	0x0	
3	SER_PE_BOOST	R/W	0x0	Additional pre-emphesis boost that increases the pre-emphesis slightly and extends it in time.
2:0	SER_PE	R/W	0x0	Sets the pre-emphasis for the SerDes output lanes. Pre-emphasis can be used to compensate for the high-frequency loss of the PCB trace. This is a global setting that affects all 16 lanes (DA[7:0]±, DB[7:0]±).


## 7.6.16 INPUT\_MUX Register (Address = 0x60) [reset = 0x01]

INPUT\_MUX is shown in 図 7-32 and described in 表 7-46.

Return to the Summary Table.

Input Mux Control (default: 0x01)

# 図 7-32. INPUT\_MUX Register





## 図 7-32. INPUT\_MUX Register (continued)

RESERVED	DUAL_INPUT	RESERVED	SINGLE_INPUT
R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x1

表 7-46. INPUT\_MUX Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0x0	
4	DUAL_INPUT	R/W	0x0	Select inputs for dual channel modes. If JMODE is selecting a single channel mode, this register has no effect.  0: A channel samples INA±, B channel samples INB± (no swap) (default)  1: A channel samples INB±, B channel samples INA± (swap)
3:2	RESERVED	R/W	0x0	
1:0	SINGLE_INPUT	R/W	0x1	Defines which input is sampled in single channel mode. If JMODE is not selecting a single channel mode, this register has no effect.  0: RESERVED  1: INA± is used (default)  2: INB± is used  3: ADC channel A samples INA± and ADC channel B samples INB± (DUAL DES mode). A calibration needs to be performance after switching the input mux for the changes to take effect.


# 7.6.17 CAL\_EN Register (Address = 0x61) [reset = 0x01]

CAL\_EN is shown in  $\boxtimes$  7-33 and described in 表 7-47.

Return to the Summary Table.

Calibration Enable (Default: 0x01)

### 図 7-33. CAL\_EN Register



## 表 7-47. CAL\_EN Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	RESERVED	R/W	0x0	
0	CAL_EN	R/W	0x1	Calibration Enable. Set high to run calibration. Set low to hold calibration in reset to program new calibration settings. Clearing CAL_EN also resets the clock dividers that clock the digital block and JESD204C interface.  Some calibration registers require clearing CAL_EN before making any changes. All registers with this requirement contain a note in their descriptions. After changing the registers, set CAL_EN to re-run calibration with the new settings. Always set CAL_EN before setting JESD_EN. Always clear JESD_EN before clearing CAL_EN.

## 7.6.18 CAL\_CFG0 Register (Address = 0x62) [reset = 0x01]

CAL\_CFG0 is shown in 図 7-34 and described in 表 7-48.

Return to the Summary Table.

Calibration Configuration 0 (Default: 0x01)

### 図 7-34. CAL\_CFG0 Register

7	6	5	4	3	2	1	0
	RESE	RVED		CAL_BGOS	CAL_OS	CAL_BG	CAL_FG
	R/W-0x0			R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x1

表 7-48. CAL CFG0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	RESERVED	R/W	0x0	
3	CAL_BGOS	R/W	0x0	0 : Disable background offset calibration (default)     1 : Enable background offset calibration (requires CAL_BG to be set).
2	CAL_OS	R/W	0x0	0 : Disable foreground offset calibration (default)     1 : Enable foreground offset calibration (requires CAL_FG to be set).
1	CAL_BG	R/W	0x0	Disable background calibration (default)     Enable background calibration
0	CAL_FG	R/W	0x1	Reset calibration values, skip foreground calibration.     Reset calibration values, then run foreground calibration (default).

## 7.6.19 CAL\_CFG2 Register (Address = 0x64) [reset = 0x02]

CAL\_CFG2 is shown in 図 7-35and described in 表 7-49.

Return to the Summary Table.

Calibration Configuration 2 (Default: 0x02)

## 図 7-35. CAL\_CFG2 Register



## 表 7-49. CAL\_CFG2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:2	RESERVED	R/W	0x00	Reserved
1:0	ADC_OFF	R/W	0x1	If background calibration is disabled, this selects which ADC will be disabled and never calibrated. Only change ADC_OFF while JESD_EN is 0.  0 : ADC0 (ADC1 will stand in for ADC0)  1 : ADC1  2 : ADC2 (ADC1 will stand in for ADC2)  3 : Reserved

# 7.6.20 CAL\_AVG Register (Address = 0x68) [reset = 0x61]

CAL\_AVG is shown in 図 7-36 and described in 表 7-50.

Return to the Summary Table.

Calibration Averaging (default: 0x61)

### 図 7-36. CAL\_AVG Register





# 図 7-36. CAL\_AVG Register (continued)

RESERVED	OS_AVG	RESERVED	CAL_AVG
R/W-0x0	R/W-0x6	R/W-0x0	R/W-0x1

表 7-50. CAL\_AVG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0x0	
6:4	OS_AVG	R/W	0x6	Select the amount of averaging used for the offset correction routine.  A larger number corresponds to more averaging.
3	RESERVED	R/W	0x0	
2:0	CAL_AVG	R/W	0x1	Select the amount of averaging used for the linearity calibration routine. A larger number corresponds to more averaging.

## 7.6.21 CAL\_STATUS Register (Address = 0x6A) [reset = 0x0]

CAL\_STATUS is shown in 図 7-37 and described in 表 7-51.

Return to the Summary Table.

Calibration Status (default: undefined) (read-only)

図 7-37. CAL STATUS Register

7	6	5	4	3	2	1	0
	RESERVED			CAL_STAT		CAL_STOPPE D	FG_DONE
	R-0x0			R-0x0		R-0x0	R-0x0

### 表 7-51. CAL\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R	0x0	
4:2	CAL_STAT	R	0x0	Calibration status code
1	CAL_STOPPED	R	0x0	This bit returns a 1 when background calibration is successfully stopped at the requested phase. This bit returns a 0 when calibration starts operating again. If background calibration is disabled, this bit is set when foreground calibration is completed or skipped.
0	FG_DONE	R	0x0	This bit is high to indicate that foreground calibration has completed (or was skipped).

## 7.6.22 CAL\_PIN\_CFG Register (Address = 0x6B) [reset = 0x00]

CAL\_PIN\_CFG is shown in 図 7-38 and described in 表 7-52.

Return to the Summary Table.

Calibration Pin Configuration (default: 0x00)

# 図 7-38. CAL\_PIN\_CFG Register

7	6	5	4	3	2	1	0	
	CAL_STAT	US_SEL	CAL_TRIG_EN					
		R/W-0x0	R/W-0x0					



表 7-52. CAL PIN CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:3	RESERVED	R/W	0x0	
2:1	CAL_STATUS_SEL	R/W	0x0	0 : CALSTAT output matches FG_DONE. 1 : CALSTAT output matches CAL_STOPPED. 2 : CALSTAT output matches ALARM. 3 : CALSTAT output is always low.
0	CAL_TRIG_EN	R/W	0x0	This bit selects the hardware or software trigger source.  0: Use the CAL_SOFT_TRIG register for the calibration trigger. The CALTRIG input is disabled (ignored).  1: Use the CALTRIG input for the calibration trigger. The CAL_SOFT_TRIG register is ignored.


## 7.6.23 CAL\_SOFT\_TRIG Register (Address = 0x6C) [reset = 0x01]

CAL\_SOFT\_TRIG is shown in 図 7-39 and described in 表 7-53.

Return to the Summary Table.

Calibration Software Trigger (default: 0x01)

# 図 7-39. CAL\_SOFT\_TRIG Register



### 表 7-53. CAL\_SOFT\_TRIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	RESERVED	R/W	0x0	
0	CAL_SOFT_TRIG	R/W	0x1	CAL_SOFT_TRIG is a software bit to provide the functionality of the CALTRIG input pin when there are no hardware resources to drive CALTRIG. Program CAL_TRIG_EN=0 to use CAL_SOFT_TRIG for the calibration trigger.  Note: If no calibration trigger is needed, leave CAL_TRIG_EN=0 and CAL_SOFT_TRIG=1 (trigger set high).

## 7.6.24 CAL\_LP Register (Address = 0x6E) [reset = 0x88]

CAL\_LP is shown in 図 7-40 and described in 表 7-54.

Return to the Summary Table.

Low-Power Background Calibration (default: 0x88)

#### 図 7-40. CAL LP Register

7	6	5	4	3	2	1	0
	LP_SLEEP_DLY		LP_WA	KE_DLY	RESERVED	LP_TRIG	LP_EN
	R/W-0x4		R/W	′-0x1	R/W-0x0	R/W-0x0	R/W-0x0

Copyright © 2022 Texas Instruments Incorporated



# 表 7-54. CAL\_LP Register Field Descriptions

Bit	Field	Type	Reset	Description
7:5	LP_SLEEP_DLY	R/W	0x4	These bits adjust how long an ADC sleeps before waking for calibration (only applies when LP_EN = 1 and LP_TRIG = 0). Values below 4 are not recommended because of limited overall power reduction benefits.  0: Sleep delay = (23 + 1) × 256 × tCLK  1: Sleep delay = (215 + 1) × 256 × tCLK  2: Sleep delay = (218 + 1) × 256 × tCLK  3: Sleep delay = (221 + 1) × 256 × tCLK  4: Sleep delay = (224 + 1) × 256 × tCLK  4: Sleep delay = (224 + 1) × 256 × tCLK (default, approximately 1.338 seconds with a 3.2-GHz clock)  5: Sleep delay = (227 + 1) × 256 × tCLK  6: Sleep delay = (230 + 1) × 256 × tCLK  7: Sleep delay = (233 + 1) × 256 × tCLK
4:3	LP_WAKE_DLY	R/W	0x1	These bits adjust how much time is provided for settling before calibrating an ADC after the ADC wakes up (only applies when LP_EN = 1). Values lower than 1 are not recommended because there is insufficient time for the core to stabilize before calibration begins.  0: Wake delay = (23 + 1) × 256 × tCLK  1: Wake delay = (218 + 1) × 256 × tCLK (default, approximately 21 ms with a 3.2-GHz clock)  2: Wake delay = (221 + 1) × 256 × tCLK  3: Wake delay = (224 + 1) × 256 × tCLK
2	RESERVED	R/W	0x0	
1	LP_TRIG	R/W	0x0	0 : ADC sleep duration is set by LP_SLEEP_DLY (autonomous mode).      1 : ADCs sleep until awoken by a trigger. An ADC is awoken when the calibration trigger is low.
0	LP_EN	R/W	0x0	Disable low-power background calibration (default)     Enable low-power background calibration (only applies when CAL_BG=1).


# 7.6.25 CAL\_DATA\_EN Register (Address = 0x70) [reset = 0x00]

CAL\_DATA\_EN is shown in 図 7-41 and described in 表 7-55.

Return to the Summary Table.

Calibration Data Enable (default: 0x00)

## 図 7-41. CAL\_DATA\_EN Register



## 表 7-55. CAL\_DATA\_EN Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	RESERVED	R/W	0x0	

Submit Document Feedback

表 7-55. CAL\_DATA\_EN Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	CAL_DATA_EN	R/W		Set this bit to enable the CAL_DATA register to enable reading and writing of calibration data; see the CAL_DATA register for more information.


# 7.6.26 CAL\_DATA Register (Address = 0x71) [reset = 0x0]

CAL\_DATA is shown in 図 7-42 and described in 表 7-56.

Return to the Summary Table.

Calibration Data (default: undefined)

### 図 7-42. CAL\_DATA Register



#### 表 7-56. CAL\_DATA Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	CAL_DATA	R/W	0x0	After setting CAL_DATA_EN, repeated reads of this register return all
				calibration values for the ADCs. Repeated writes of this register input
				all calibration values for the ADCs. To read the calibration data, read
				the register 673 times. To write the vector, write the register 673
				times with previously stored calibration data. To speed up the read or
				write operation, set ADDR_HOLD = 1 and use streaming read or
				write process.
				IMPORTANT: Accessing the CAL_DATA register when
				CAL_STOPPED = 0 corrupts the calibration. Also, stopping the
				process before reading or writing 673 times leaves the calibration
				data in an invalid state.


## 7.6.27 GAIN\_TRIM\_A Register (Address = 0x7A) [reset = 0x0]

GAIN\_TRIM\_A is shown in 図 7-43 and described in 表 7-57.

Return to the Summary Table.

Gain DAC Trim A (default from Fuse ROM)

### 図 7-43. GAIN\_TRIM\_A Register



### 表 7-57. GAIN\_TRIM\_A Register Field Descriptions

Bit	Field	Туре	Reset	Description			
7:0	GAIN_TRIM_A	R/W	0x0	This register enables gain trim of INA±. After reset, the factory			
				trimmed value can be read and adjusted as required. Use			
				FS_RANGE_A to adjust the analog full-scale voltage (Vfs) of INA±.			




## 7.6.28 GAIN\_TRIM\_B Register (Address = 0x7B) [reset = 0x0]

GAIN\_TRIM\_B is shown in 図 7-44 and described in 表 7-58.

Return to the Summary Table.

Gain DAC Trim B (default from Fuse ROM)

# 図 7-44. GAIN\_TRIM\_B Register



## 表 7-58. GAIN\_TRIM\_B Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	GAIN_TRIM_B	R/W	0x0	This register enables gain trim of INB±. After reset, the factory
				trimmed value can be read and adjusted as required. Use
				FS_RANGE_B to adjust the analog full-scale voltage (Vfs) of INB±.

## 7.6.29 BG\_TRIM Register (Address = 0x7C) [reset = 0x0]

BG\_TRIM is shown in 図 7-45 and described in 表 7-59.

Return to the Summary Table.

Band-Gap Trim (default from Fuse ROM)

### 図 7-45. BG\_TRIM Register

				<u> </u>					
	7	6	5	4	3	2	1	0	
RESERVED					BG_TRIM				
		R/W	/-0x0			R/W	-0x0		

## 表 7-59. BG\_TRIM Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	RESERVED	R/W	0x0	
3:0	BG_TRIM	R/W		This register enables trimming of the internal band-gap reference.  After reset, the factory trimmed value can be read and adjusted as required.

### 7.6.30 RTRIM\_A Register (Address = 0x7E) [reset = 0x0]

RTRIM\_A is shown in  $\boxtimes$  7-46 and described in  $\not\equiv$  7-60.

Return to the Summary Table.

Resistor Trim for VinA (default from Fuse ROM)

#### 図 7-46. RTRIM\_A Register

	7	6	5	4	3	2	1	0
RTRIM_A								
				R/W	/-0x0			

Submit Document Feedback

表 7-60. RTRIM\_A Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	RTRIM_A	R/W	0x0	This register controls the INA± ADC input termination trim. After reset, the factory trimmed value can be read and adjusted as required.


## 7.6.31 RTRIM\_B Register (Address = 0x7F) [reset = 0x0]

RTRIM\_B is shown in 図 7-47 and described in 表 7-61.

Return to the Summary Table.

Resistor Trim for VinB (default from Fuse ROM)

#### 図 7-47. RTRIM\_B Register



## 表 7-61. RTRIM\_B Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	RTRIM_B	R/W	0x0	This register controls the INB± ADC input termination trim. After
				reset, the factory trimmed value can be read and adjusted as
				required.

# 7.6.32 ADC\_DITH Register (Address = 0x9D) [reset = 0x01]

ADC DITH is shown in 図 7-48 and described in 表 7-62.

Return to the Summary Table.

ADC Dither Control (default from Fuse ROM)

### 図 7-48. ADC\_DITH Register



### 表 7-62. ADC\_DITH Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:3	RESERVED	R/W	0x0	
2	ADC_DITH_ERR	R/W	0x0	Small rounding errors may occur when subtracting the dither signal.  The error can be chosen to either slightly degrade SNR or to slightly increase the DC offset and FS/2 spur. In addition, the FS/4 spur will
				also be increased slightly while in single channel mode.  0 : Rounding error degrades SNR  1 : Rounding error degrades DC offset, FS/2 spur and FS/4 spur
1	ADC_DITH_AMP	R/W	0x0	0 : Small dither for better SNR (default) 1 : Large dither for better spurious performance



表 7-62. ADC\_DITH Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	ADC_DITH_EN	R/W	0x1	Set this bit to enable ADC dither. Dither can improve spurious
				performance at the expense of slightly degraded SNR. The dither
				amplitude (ADC_DITH_AMP) can be used to further tradeoff SNR
				and spurious performance.
	<b>Bit</b> 0			0 ADC_DITH_EN R/W 0x1

## 7.6.33 LSB\_CTRL Register (Address = 0x160) [reset = 0x00]

LSB\_CTRL is shown in 図 7-49 and described in 表 7-63.

Return to the Summary Table.

LSB Control Bit Output (default: 0x00)

### 図 7-49. LSB\_CTRL Register

7	6	5	4	3	2	1	0		
	RESERVED								
			R/W-0x0				R/W-0x0		

### 表 7-63. LSB\_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	RESERVED	R/W	0x0	
0	TIME_STAMP_EN	R/W	0x0	When set, the timestamp signal is transmitted on the LSB of the output samples. The latency of the timestamp signal (through the entire chip) matches the latency of the analog ADC inputs. Also set SYNC_RECV_EN when using TIME_STAMP_EN.  Note 1: The control bit is placed on the LSB of the 8-bit samples (leaving 7-bits of sample data).  Note 2: The control bit that is enabled by this register is never advertised in the ILA (CS is 0 in the ILA).

## 7.6.34 JESD\_EN Register (Address = 0x200) [reset = 0x01]

JESD\_EN is shown in 図 7-50 and described in 表 7-64.

Return to the Summary Table.

JESD204C Subsystem Enable (default: 0x01)

# 図 7-50. JESD\_EN Register

7	6	5	4	3	2	1	0	
	RESERVED							
			R/W-0x0				R/W-0x1	

## 表 7-64. JESD\_EN Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	RESERVED	R/W	0x0	

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



表 7-64. JESD\_EN Register Field Descriptions (continued)

		<b>-</b>	9	=
Bit	Field	Туре	Reset	Description
0	JESD_EN	R/W	0 : Disable JESD204C interface	
				1 : Enable JESD204C interface
				Note: Before altering other JESD204C registers, you must clear
				JESD_EN. When JESD_EN is 0, the block is held in reset and the
				serializers are powered down. The clocks are gated off to save
				power. The LMFC/LEMC counter is also held in reset, so SYSREF
				will not align the LMFC/LEMC.
				Note 2: Always set CAL_EN before setting JESD_EN.
				Note 3: Always clear JESD_EN before clearing CAL_EN.


## 7.6.35 JMODE Register (Address = 0x201) [reset = 0x02]

JMODE is shown in 図 7-51 and described in 表 7-65.

Return to the Summary Table.

JESD204C Mode (default: 0x02)

#### 図 7-51. JMODE Register



## 表 7-65. JMODE Register Field Descriptions

Bit I	Field	Туре	Reset	Description
7:0	JMODE	RW	0x02	Specify the JESD204C Modes (including DDC decimation factor) Note 1: This register should only be changed when JESD_EN=0 and CAL_EN=0. Note 2: The MODE_LOCK register determines which modes are
				· <del>-</del> ·


## 7.6.36 KM1 Register (Address = 0x202) [reset = 0x1F]

KM1 is shown in  $\boxtimes$  7-52 and described in 表 7-66.

Return to the Summary Table.

JESD204C K Parameter (default: 0x1F)

#### 図 7-52. KM1 Register





# 表 7-66. KM1 Register Field Descriptions

_					· · · · · · · · · · · · · · · · · · ·
	Bit	Field	Туре	Reset	Description
	7:0	KM1	R/W	0x1F	K is the number of frames per multiframe and this register must be programmed as K-1. Depending on the JMODE setting, there are constraints on the legal values of K (see KR).  The default values is KM1=31, which corresponds to K=32.  Note: For modes using the 64b/66b link layer, the KM1 register is ignored and the value of K is determined from JMODE. The effective value of K is 256*E/F.  Note: This register should only be changed when JESD_EN is 0.


## 7.6.37 JSYNC\_N Register (Address = 0x203) [reset = 0x01]

JSYNC\_N is shown in 図 7-53 and described in 表 7-67.

Return to the Summary Table.

JESD204C Manual Sync Request (default: 0x01)

#### 図 7-53. JSYNC\_N Register



## 表 7-67. JSYNC\_N Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	RESERVED	R/W	0x0	
0	JSYNC_N	R/W	0x1	Set this bit to 0 to request JESD204C synchronization (equivalent to the SYNC~ signal being asserted). For normal operation, leave this bit set to 1.  Note: The JSYNC_N register can always generate a synchronization request, regardless of the SYNC_SEL register. However, if the selected sync pin is stuck low, you cannot de-assert the synchronization request unless you program SYNC_SEL=2.

## 7.6.38 JCTRL Register (Address = 0x204) [reset = 0x03]

JCTRL is shown in 図 7-54 and described in 表 7-68.

Return to the Summary Table.

JESD204C Control (default: 0x03)

#### 図 7-54. JCTRL Register

7	6	5	4	3	2	1	0
	RESERVED		ALT_LANES	SYNC	_SEL	SFORMAT	SCR
	R/W-0x0		R/W-0x0	R/W-	0x0	R/W-0x1	R/W-0x1

## 表 7-68. JCTRL Register Field Descriptions

Bit	t	Field	Туре	Reset	Description
7:5	5	RESERVED	R/W	0x0	

Submit Document Feedback



# 表 7-68. JCTRL Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
4	ALT_LANES	R/W	0x0	0 : Normal lane mapping (default). Link A uses lanes DA0 to DA3 and link B uses lanes DB0 to DB3. Other lanes are powered down. 1 : Alternate lane mapping (use upper lanes). Link A uses lanes DA4 to DA7 and link B uses lanes DB4 to DB7. Lanes DA0 to DA3 and DB0 to DB3 are powered down.  Note: This option is only supported when JMODE selects a mode that uses 8 or less lanes. The behavior is undefined for modes that do not meet this requirement.
3:2	SYNC_SEL	R/W	0x0	0 : Use the SYNCSE input for SYNC~ function (default) 1 : Use the TMSTP input for SYNC~ function. TMSTP_RECV_EN must also be set. 2 : Do not use any sync input pin (use software SYNC~ through JSYNC_N)
1	SFORMAT	R/W	0x1	Output sample format for JESD204C samples 0 : Offset binary 1 : Signed 2's complement (default)
0	SCR	R/W	0x1	0 : 8B/10B Scrambler disabled (applies only to 8B/10B modes) 1 : 8b/10b Scrambler enabled (default)  Note 1: 64B/66B modes always use scrambling. This register does not apply to 64B/66B modes.  Note 2: This register should only be changed when JESD_EN is 0.


# 7.6.39 JTEST Register (Address = 0x205) [reset = 0x00]

JTEST is shown in 図 7-55 and described in 表 7-69.

Return to the Summary Table.

JESD204C Test Control (default: 0x00)

# 図 7-55. JTEST Register



# 表 7-69. JTEST Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0x0	



# 表 7-69. JTEST Register Field Descriptions (continued)

Bit	Field		Reset	Description
-		Туре		Description
4:0	JTEST	R/W	0x0	0 : Test mode disabled. Normal operation (default)
				1 : PRBS7 test mode
				2 : PRBS15 test mode
				3 : PRBS23 test mode
				4 : Ramp test mode
				5 : Transport Layer test mode
				6 : D21.5 test mode
				7 : K28.5 test mode*
				8 : Repeated ILA test mode*
				9 : Modified RPAT test mode*
				10: Serial outputs held low
				11: Serial outputs held high
				12: RESERVED
				13: PRBS9 test mode
				14: PRBS31 test mode
				15: Clock test pattern (0x00FF)
				16: K28.7 test mode*
				17-31: RESERVED
				* These test modes are only supported when JMODE is selecting a
				mode that uses 8b/10b encoding.
				Note: This register should only be changed when JESD_EN is 0.


## 7.6.40 DID Register (Address = 0x206) [reset = 0x00]

DID is shown in  $\boxtimes$  7-56 and described in  $\not\equiv$  7-70.

Return to the Summary Table.

JESD204C DID Parameter (default: 0x00)

#### 図 7-56. DID Register



## 表 7-70. DID Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	DID	R/W		Specifies the DID (Device ID) value that is transmitted during the second multiframe of the JESD204B ILA. Link A will transmit DID, and link B will transmit DID+1. Bit 0 is ignored and always returns 0 (if you program an odd number, it will be decremented to an even number).  Note: This register should only be changed when JESD_EN is 0.

## 7.6.41 FCHAR Register (Address = 0x207) [reset = 0x00]

FCHAR is shown in 図 7-57 and described in 表 7-71.

Return to the Summary Table.

JESD204C Frame Character (default: 0x00)



# 図 7-57. FCHAR Register

7	6	5	4	3	2	1	0
		FCH	HAR				
	R/W-0x0						-0x0

## 表 7-71. FCHAR Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:2	RESERVED	R/W	0x0	
1:0	FCHAR	R/W R/W	0x0 0x0	Specify which comma character is used to denote end-of-frame. This character is transmitted opportunistically. This only applies to modes that use 8B/10B encoding.  0: Use K28.7 (default) (JESD204C compliant)  1: Use K28.1 (not JESD204C compliant)  2: Use K28.5 (not JESD204C compliant)  3: Reserved  When using a JESD204C receiver, always use FCHAR=0.  When using a general purpose 8B/10B receiver, the K28.7 character may cause issues. When K28.7 is combined with certain data
				characters, a false, misaligned comma character can result, and some receivers will re-align to the false comma. To avoid this, program FCHAR to 1 or 2.  Note: This register should only be changed when JESD_EN is 0.

# 7.6.42 JESD\_STATUS Register (Address = 0x208) [reset = 0x0]

JESD\_STATUS is shown in 図 7-58 and described in 表 7-72.

Return to the Summary Table.

JESD204C / System Status Register

## 図 7-58. JESD\_STATUS Register

7	6	5	4	3	2	1	0
RESERVED	LINK_UP	SYNC_STATUS	REALIGNED	ALIGNED	PLL_LOCKED	RESEF	RVED
R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0	R/W-	0x0

# 表 7-72. JESD\_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R/W	0x0	
6	LINK_UP	R/W	0x0	When set, indicates that the JESD204C link is up.
5	SYNC_STATUS	R/W	0x0	Returns the state of the JESD204C SYNC~ signal.  0 : SYNC~ asserted  1 : SYNC~ de-asserted
4	REALIGNED	R/W	0x0	When high, indicates that the digital block clock, frame clock, or multiframe (LMFC) clock phase was realigned by SYSREF. Writing a 1 to this bit will clear it.
3	ALIGNED	R/W	0x0	When high, indicates that the multiframe (LMFC) clock phase has been established by SYSREF. The first SYSREF event after enabling the JESD204B encoder will set this bit. Writing a 1 to this bit will clear it.
2	PLL_LOCKED	R/W	0x0	When high, indicates that the serializer PLL is locked.



表 7-72. JESD\_STATUS Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
1:0	RESERVED	R/W	0x0	

# 7.6.43 PD\_CH Register (Address = 0x209) [reset = 0x00]

PD\_CH is shown in 図 7-59 and described in 表 7-73.

Return to the Summary Table.

JESD204C Channel Power Down (default: 0x00)

#### 図 7-59. PD\_CH Register



#### 表 7-73. PD\_CH Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:2	RESERVED	R/W	0x0	
1	PD_BCH	R/W	0x0	When set, the "B" ADC channel is powered down. The digital channels that are bound to the "B" ADC channel are also powered down (see DIG_BIND).  Important notes:  1. You must set JESD_EN=0 before changing PD_CH.  2. To power down both ADC channels, use the MODE register.  3. If both channels are powered down, then the entire JESD204C subsystem is powered down, including serializer PLL and LMFC.  4. If the selected JESD204C mode transmits A and B data on link A, and the B digital channel is disabled, link A remains operational, but the B-channel samples are undefined. For proper operation in foreground calibration mode, ADC_OFF in the CAL_CFG register should be programmed to 0x1.
0	PD_ACH	R/W	0x0	When set, the "A" ADC channel is powered down. The digital channels that are bound to the "A" ADC channel are also powered down (see DIG_BIND). Important notes:  1. You must set JESD_EN=0 before changing PD_CH.  2. To power down both ADC channels, use the MODE register.  3. If both channels are powered down, then the entire JESD204C subsystem is powered down, including serializer PLL and LMFC.  4. If the selected JESD204C mode transmits A and B data on link A, and the B digital channel is disabled, link A remains operational, but the B-channel samples are undefined. For proper operation in foreground calibration mode, ADC_OFF in the CAL_CFG register should be programmed to 0x1.

# 7.6.44 JEXTRA\_A Register (Address = 0x20A) [reset = 0x00]

JEXTRA\_A is shown in 図 7-60 and described in 表 7-74.

Return to the Summary Table.

JESD204C Extra Lane Enable (Link A) (default: 0x00)



## 図 7-60. JEXTRA\_A Register

7	6	5	4	3	2	1	0
		EXTRA_LANE_A					EXTRA_SER_A
	R/W-0x0 R/W					R/W-0x0	

# 表 7-74. JEXTRA\_A Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	EXTRA_LANE_A	R/W	0x0	Program these register bits to enable extra lanes (even if the selected JMODE does not require the lanes to be enabled).  EXTRA_LANE_A(n) enables An (n=1 to 7). This register enables the link layer clocks for the affected lanes. To also enable the extra serializes set EXTRA_SER_A=1.
0	EXTRA_SER_A	R/W	0x0	0 : Only the link layer clocks for extra lanes are enabled.  1 : Serializers for extra lanes are enabled (as well as link layer clocks). Use this mode to transmit data from the extra lanes. Important Notes:  1. This register should only be changed when JESD_EN is 0.  2. The bit-rate and mode of the extra lanes are set by JMODE and JTEST (see exception below).  3. If a lane is enabled by this register (and was not enabled by JMODE), and JTEST is 0 or 5, the extra lanes will use an octet ramp (same as JTEST=4).  4. This register does not override the PD_CH register, so make sure the link is enabled to use this feature.  5. To enable serializer 'n', the lower number lanes 0 to n-1 must also be enabled, otherwise serializer 'n' will not receive a clock.


## 7.6.45 JEXTRA\_B Register (Address = 0x20B) [reset = 0x00]

JEXTRA\_B is shown in 図 7-61 and described in 表 7-75.

Return to the Summary Table.

JESD204C Extra Lane Enable (Link B) (default: 0x00)

## 図 7-61. JEXTRA\_B Register



## 表 7-75. JEXTRA\_B Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	EXTRA_LANE_B	R/W	0x0  Program these register bits to enable extra lanes (even if the selected JMODE does not require the lanes to be enabled).  EXTRA LANE B(n) enables Bn (n=1 to 7). This register enable	
				link layer clocks for the affected lanes. To also enable the extra serializes set EXTRA_SER_B=1.



#### 表 7-75. JEXTRA B Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	EXTRA_SER_B	R/W	0x0	0 : Only the link layer clocks for extra lanes are enabled.
				1 : Serializers for extra lanes are enabled (as well as link layer
				clocks). Use this mode to transmit data from the extra lanes.
				Important Notes:
				1. This register should only be changed when JESD_EN is 0.
				2. The bit-rate and mode of the extra lanes are set by JMODE and
				JTEST (see exception below).
				3. If a lane is enabled by this register (and was not enabled by
				JMODE), and JTEST is 0 or 5, the extra lanes will use an octet ramp
				(same as JTEST=4).
				4. This register does not override the PD_CH register, so make sure
				that the link is enabled to use this feature.
				5. To enable serializer 'n', the lower number lanes 0 to n-1 must also
				be enabled, otherwise serializer 'n' will not receive a clock.

## 7.6.46 SHMODE Register (Address = 0x20F) [reset = 0x00]

SHMODE is shown in  $\boxtimes$  7-62 and described in  $\textcircled{\pm}$  7-76.

Return to the Summary Table.

JESD204C Sync Word Mode (default: 0x00)

#### 図 7-62. SHMODE Register

				•			
7	6	5	4	3	2	1	0
		RESE	RVED			SHM	ODE
		R/W	/-0x0			R/W	-0x0

## 表 7-76. SHMODE Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:2	RESERVED	R/W	0x0	
1:0	SHMODE	R/W	0x0	Select the mode for the 64b/66b sync word (32 bits of data per multiblock). This only applies when JMODE is selecting a 64b/66b mode.  0 : Transmit CRC-12 signal (default setting)  1 : RESERVED  2 : Transmit FEC signal  3 : RESERVED  Note: This device does not support any JESD204C command features. All command fields will be set to zero (idle headers).  Note: This register should only be changed when JESD_EN is 0.


# 7.6.47 OVR\_T0 Register (Address = 0x211) [reset = 0xF2]

OVR\_T0 is shown in  $\boxtimes$  7-63 and described in  $\not$   $\not$  7-77.

Return to the Summary Table.

Over-range Threshold 0 (default: 0xF2)

#### 図 7-63. OVR\_T0 Register



# Instruments

# 図 7-63. OVR\_T0 Register (continued)

R/W-0xF2

## 表 7-77. OVR\_T0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	OVR_T0	R/W	0xF2	This parameter defines the absolute sample level that causes control
				bit 0 to be set. The detection level in dBFS (peak) is
				20log10(OVR_T0/256) (Default: 0xF2 = 242-> -0.5dBFS)


# 7.6.48 OVR\_T1 Register (Address = 0x212) [reset = 0xAB]

OVR T1 is shown in  $\boxtimes$  7-64 and described in  $\textcircled{\pm}$  7-78.

Return to the Summary Table.

Over-range Threshold 1 (default: 0xAB)

#### 図 7-64. OVR\_T1 Register



## 表 7-78. OVR\_T1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	OVR_T1	R/W	0xAB	This parameter defines the absolute sample level that causes control
				bit 1 to be set. The detection level in dBFS (peak) is
				20log10(OVR_T1/256) (Default: 0xAB = 171 -> -3.5dBFS)

## 7.6.49 OVR\_CFG Register (Address = 0x213) [reset = 0x07]

OVR\_CFG is shown in 図 7-65 and described in 表 7-79.

Return to the Summary Table.

Over-range Enable / Hold Off (default: 0x07)

#### 図 7-65. OVR\_CFG Register

7	6	5	4	3	2	1	0
	RESE	RVED		OVR_EN		OVR_N	
R/W-0x0				R/W-0x0		R/W-0x7	

## 表 7-79. OVR\_CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	RESERVED	R/W	0x0	
3	OVR_EN	R/W	0x0	Enables over-range status output pins when set high. The ORA0, ORA1, ORB0 and ORB1 outputs are held low when OVR_EN is set low. This register only affects the over-range output pins (ORxx). JESD204C modes that transmit over-range bits are not affected by this register.



# 表 7-79. OVR\_CFG Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
2:0	OVR_N	R/W	0x7	Program this register to adjust the pulse extension for the ORA0/1 and ORB0/1 outputs. The minimum pulse duration of the over-range outputs is 8 * 2 <sup>OVR_N</sup> DEVCLK cycles. Incrementing this field doubles the monitoring period.

## 7.6.50 INIT\_STATUS Register (Address = 0x270) [reset = undefined]

INIT\_STATUS is shown in 図 7-66 and described in 表 7-80.

Return to the Summary Table.

Chip Spin Identifier (default: See description, read-only)

#### 図 7-66. INIT\_STATUS Register

7	6	5	4	3	2	1	0
	RESERVED						INIT_STATUS
	R-undefined R-u						

#### 表 7-80. INIT\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	RESERVED	R	undefined	RESERVED
0	INIT_DONE	R	undefined	Returns 1 when the initialization logic has finished initializing the device. This indicates that it is now safe to proceed with startup. No SPI transactions should be performed before INIT_DONE returns 1(except SOFT_RESET).

## 7.6.51 SPIN\_ID Register (Address = 0x297) [reset = 0x0A]

SPIN\_ID is shown in 図 7-67 and described in 表 7-81.

Return to the Summary Table.

Chip Spin Identifier (default: See description, read-only)

# 図 7-67. SPIN\_ID Register

7	6	5	4	3	2	1	0
	RESERVED				SPIN_ID		
	R/W-0x0				R/W-0x0A		

## 表 7-81. SPIN\_ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0x0	
4:0	SPIN_ID	R/W	0xA	Spin identification value:
				0: ADC12DJ5200RF
				2 : ADC12DJ4000RF
				10: ADC08DJ5200RF

## 7.6.52 TESTBUS Register (Address = 0x2A2) [reset = 0x0]

TESTBUS is shown in 図 7-68 and described in 表 7-82.

Return to the Summary Table.

TESTBUS Register (default: 0x0)

#### 図 7-68. TESTBUS Register

7	6	5	4	3	2	1	0
RESE	RVED	EN_VD11_NOI SE_SUPPR	EN_VS11_NOI SE_SUPPR		RESE	RVED	
R/W	-0x0	R/W-0x0	R/W-0x0		R/W	′-0x0	

#### 表 7-82. TESTBUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:6	RESERVED	R/W	0x0	RESERVED
5	EN_VD11_NOISE_SUPP R	R/W	0x0	When set, noise on VD11 is suppressed. It is recommended to have this set, as it reduces noise coupling from the digital circuits to analog clock, at the expense of a small increase in power.
4	EN_VS11_NOISE_SUPP R	R/W		When set, noise on VS11 is suppressed. It is recommended to have this set, as it reduces noise coupling from the digital circuits to analog clock, at the expense of a small increase in power.
3:0	RESERVED	R/W	R/W	RESERVED


## 7.6.53 SRC\_EN Register (Address = 0x2B0) [reset = 0x00]

SRC\_EN is shown in 図 7-69 and described in 表 7-83.

Return to the Summary Table.

SYSREF Calibration Enable (default: 0x00)

# 図 7-69. SRC\_EN Register



## 表 7-83. SRC\_EN Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	RESERVED	R/W	0x0	
0	SRC_EN	R/W	0x0	0: SYSREF Calibration Disabled. Use the TAD register to manually control the tad[16:0] output and adjust the DEVCLK delay. (default) 1: SYSREF Calibration Enabled. The DEVCLK delay is automatically calibrated. The TAD register is ignored.  A 0-to-1 transition on SRC_EN starts the SYSREF calibration sequence. Program SRC_CFG before setting SRC_EN. Make sure that ADC calibration is not currently running before setting SRC_EN.

## 7.6.54 SRC\_CFG Register (Address = 0x2B1) [reset = 0x05]

SRC\_CFG is shown in 図 7-70 and described in 表 7-84.

Return to the Summary Table.

SYSREF Calibration Configuration (default: 0x05)

## 図 7-70. SRC\_CFG Register

	A / / or							
7	6	5	4	3	2	1	0	
	RESE	RVED			_AVG	SRC_	HDUR	



# 図 7-70. SRC\_CFG Register (continued)

R/W-0x0 R/W-0x1 R/W-0x1

## 表 7-84. SRC\_CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	RESERVED	R/W	0x0	
3:2	SRC_AVG	R/W	0x1	Specifies the amount of averaging used for SYSREF Calibration.  Larger values will increase calibration time and reduce the variance of the calibrated value.  0: 4 averages  1: 16 averages  2: 64 averages  3: 256 averages
1:0	SRC_HDUR	R/W	0x1	Specifies the duration of each high-speed accumulation for SYSREF Calibration. If the SYSREF period exceeds the supported value, calibration will fail. Larger values will increase calibration time and support longer SYSREF periods. For a given SYSREF period, larger values will also reduce the variance of the calibrated value.  0: 4 cycles per accumulation, max SYSREF period of 128 DEVCLK cycles  1: 16 cycles per accumulation, max SYSREF period of 1664  DEVCLK cycles  2: 64 cycles per accumulation, max SYSREF period of 7808  DEVCLK cycles  3: 256 cycles per accumulation, max SYSREF period of 32384  DEVCLK cycles  Max duration of SYSREF calibration is bounded by: TSYSREFCAL (in DEVCLK cycles) = 384 * 19 * 4^(SRC_AVG + SRC_HDUR + 2)

## 7.6.55 SRC\_STATUS Register (Address = 0x2B2) [reset = 0x0]

SRC\_STATUS is shown in 図 7-71 and described in 表 7-85.

Return to the Summary Table.

SYSREF Calibration Status (read-only, default: undefined)

#### 図 7-71. SRC STATUS Register

		_	, , , o.to_o						
23	22	21	20	19	18	17	16		
	RESERVED								
	R/W-0x0								
15	14	13	12	11	10	9	8		
			SRC	_TAD					
			R/W	-0x0					
7	6	5	4	3	2	1	0		
	SRC_TAD								
			R/W	-0x0					

#### 表 7-85. SRC\_STATUS Register Field Descriptions

				<u> </u>
Bit	Field	Туре	Reset	Description
23:18	RESERVED	R/W	0x0	

Submit Document Feedback

表 7-85. SRC\_STATUS Register Field Descriptions (continued)

	Ex 7 co. cite_citt co tragictor i lota becompation (continued)									
Bit	Field	Туре	Reset	Description						
17	SRC_DONE	R/W	0x0	This bit returns '1' when SRC_EN=1 and SYSREF Calibration has been completed.						
16:0	SRC_TAD	R/W	0x0	This field returns the value for TAD[16:0] computed by SYSREF Calibration. It is only valid if SRC_DONE=1.  SRC_TAD[16] indicates if DEVCLK has been inverted.  SRC_TAD[15:8] indicates the coarse delay adjustment.  SRC_TAD[7:0] indicates the fine delay adjustment.						

# 7.6.56 TAD Register (Address = 0x2B5) [reset = 0x00]

TAD is shown in 図 7-72 and described in 表 7-86.

Return to the Summary Table.

DEVCLK Timing Adjust (default: 0x00)

## 図 7-72. TAD Register

A 1-12. IAD Negistei										
23	22	21	20	19	18	17	16			
RESERVED										
R/W-0x0										
15	14	13	12	11	10	9	8			
			TAD_C	OARSE						
R/W-0x0										
7 6 5 4 3 2 1							0			
	TAD_FINE									
			R-0	)x0						

## 表 7-86. TAD Register Field Descriptions

Bit	Field	Туре	Reset	Description
23:17	RESERVED	R/W	0x0	
16	TAD_INV	R/W	0x0	Inverts the sampling clock when set.
15:8	TAD_COARSE	R/W	0x0	This register controls the coarse resolution of the sampling aperture delay adjustment when SRC_EN=0. Use this register to manually control the DEVCLK aperture delay when SYSREF Calibration is disabled. If ADC calibration or JESD204B is running, it is recommended that you gradually increase or decrease this value (1 code at a time) to avoid clock glitches. Refer to Switching Characteristics for TAD_COARSE resolution.  If ADC calibration is enabled (CAL_EN=1), or the JESD204C link is enabled (JESD_EN=1), the following rules must be obeyed to avoid clock glitches and unpredictable behavior:  1. Do not change TAD_INV. You must program CAL_EN=0 and JESD_EN=0 before changing TAD_INV.  2. TAD_COARSE must be increased or decreased gradually (no more than 4 codes at a time). This rule can be obeyed manually via SPI writes, or by setting TAD_RAMP_EN.



# 表 7-86. TAD Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
7:0	TAD_FINE	R/W	0x0	This register controls the fine resolution of the sampling aperture delay adjustment when SRC_EN=0. Use this register to manually control the DEVCLK aperture delay when SYSREF Calibration is disabled. Refer to Switching Characteristics for TAD_FINE resolution. TAD_FINE may be changed to any value at any time (its adjustment is too fine to cause clock glitches).

## 7.6.57 TAD\_RAMP Register (Address = 0x2B8) [reset = 0x00]

TAD\_RAMP is shown in 図 7-73 and described in 表 7-87.

Return to the Summary Table.

DEVCLK Timing Adjust Ramp Control (default: 0x00)

# 図 7-73. TAD\_RAMP Register



# 表 7-87. TAD\_RAMP Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:2	RESERVED	R/W	0x0	
1	TAD_RAMP_RATE	R/W	0x0	Specifies the ramp rate for TAD_COARSE when the TAD_COARSE register is written while TAD_RAMP_EN=1.  0: TAD_COARSE ramps up or down one code per 384 sampling clock cycles.  1: TAD_COARSE ramps up or down 4 codes per 384 sampling clock cycles.
0	TAD_RAMP_EN	R/W	0x0	TAD ramp enable. Set this bit if you want the coarse TAD adjustment (TAD_COARSE) to ramp up or down instead of changing abruptly.  0: After writing the TAD_COARSE register, the applied TAD_COARSE setting is updated within 1536 CLK cycles (ramp feature disabled).  1: After writing the TAD_COARSE register, the applied TAD_COARSE setting ramps up or down gradually until it matches the TAD_COARSE register.

## 7.6.58 ALARM Register (Address = 0x2C0) [reset = 0x0]

ALARM is shown in 図 7-74 and described in 表 7-88.

Return to the Summary Table.

Alarm Interrupt (read-only)

#### 図 7-74. ALARM Register

7	6	5	4	3	2	1	0	
RESERVED								
			R-0x0				R-0x0	



表 7-88. ALARM Register Field Descriptions

34. 001.712.41411.1109.0101.11014 2 0001.1ptio110									
Bit	Field	Туре	Reset	Description					
7:1	RESERVED	R	0x0						
0	ALARM	R	0x0	This bit returns a '1' whenever any alarm occurs that is unmasked in the ALM_STATUS register. Use ALM_MASK to mask (disable) individual alarms. CAL_STATUS_SEL can be used to drive the ALARM bit onto the CALSTAT output pin to provide a hardware alarm interrupt signal.					

# 7.6.59 ALM\_STATUS Register (Address = 0x2C1) [reset = 0x3F]

ALM\_STATUS is shown in 図 7-75 and described in 表 7-89.

Return to the Summary Table.

Alarm Status (default: 0x3F, write to clear)

## 図 7-75. ALM\_STATUS Register

7	6	5	4	3	2	1	0
RESE	RVED	FIFO_ALM	PLL_ALM	LINK_ALM	REALIGNED_A LM	NCO_ALM	CLK_ALM
R/W	-0x0	R/W-0x1	R/W-0x1	R/W-0x1	R/W-0x1	R/W-0x1	R/W-0x1

# 表 7-89. ALM\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:6	RESERVED	R/W	0x0	
5	JESE condi		0x1	FIFO overflow/underflow alarm: This bit is set whenever an active JESD204C lane FIFO experiences an underflow or overflow condition. Write a '1' to clear this bit. To inspect which lane generated the alarm, read FIFO_LANE_ALM.
4	PLL_ALM	R/W	0x1	PLL Lock Lost Alarm: This bit is set whenever the PLL is not locked. Write a '1' to clear this bit.
3	LINK_ALM	R/W	0x1	Link Alarm: This bit is set whenever the JESD204C link is enabled, but is not in the data encoder state (for 8B/10B modes). In 64B/66B modes, there is no data encoder state, so this alarm will be set when the link first starts up, and will also be set if any event causes a FIFO/serializer realignment. Write a '1' to clear this bit.
2	REALIGNED_ALM	R/W	0x1	Realigned Alarm: This bit is set whenever SYSREF causes the internal clocks (including the LMFC/LEMC) to be realigned. Write a '1' to clear this bit.
1	NCO_ALM	R/W	0x1	Not used for ADC08DJ5200RF.
0	CLK_ALM	R/W	0x1	Clock Alarm: This bit can be used to detect an upset to the internal JESD204C clocks. This bit is set whenever the internal clock dividers for the A and B channels do not match. Write a '1' to clear this bit. Refer to the alarm section for the proper usage of this register. Note: After power-on reset or soft-reset, all alarm bits are set to '1.' Note: When JESD_EN=0, all alarms (except CLK_ALM) are undefined. It is recommended that the user clears the alarms after setting JESD_EN=1.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

## 7.6.60 ALM\_MASK Register (Address = 0x2C2) [reset = 0x3F]

ALM\_MASK is shown in 図 7-76 and described in 表 7-90.

Return to the Summary Table.

Alarm Mask Register (default: 0x3F)

#### 図 7-76. ALM\_MASK Register

			_				
7	6	5	4	3	2	1	0
RESE	RVED	MASK_FIFO_A LM	MASK_PLL_AL M	MASK_LINK_A LM	MASK_REALIG NED_ALM	MASK_NCO_A LM	MASK_CLK_AL M
R/W	-0x0	R/W-0x1	R/W-0x1	R/W-0x1	R/W-0x1	R/W-0x1	R/W-0x1

#### 表 7-90. ALM\_MASK Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:6	RESERVED	R/W	0x0	
5	MASK_FIFO_ALM	R/W	0x1	When set, FIFO_ALM is masked and will not impact the ALARM register bit.
4	MASK_PLL_ALM	R/W	0x1	When set, PLL_ALM is masked and will not impact the ALARM register bit.
3	MASK_LINK_ALM	R/W	0x1	When set, LINK_ALM is masked and will not impact the ALARM register bit.
2	MASK_REALIGNED_ALM	R/W	0x1	When set, REALIGNED_ALM is masked and will not impact the ALARM register bit.
1	MASK_NCO_ALM	R/W	0x1	Not used for ADC08DJ5200RF.
0	MASK_CLK_ALM	R/W	0x1	When set, CLK_ALM is masked and will not impact the ALARM register bit.

## 7.6.61 FIFO\_LANE\_ALM Register (Address = 0x2C4) [reset = 0xFFFF]

FIFO\_LANE\_ALM is shown in 図 7-77 and described in 表 7-91.

Return to the Summary Table.

FIFO Overflow/Underflow Alarm (default: 0xFFFF)

#### 図 7-77. FIFO LANE ALM Register

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

表 7-91. FIFO\_LANE\_ALM Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	FIFO_LANE_ALM	R/W		FIFO_LANE_ALM[i] is set if the FIFO for lane i experiences overflow
				or underflow. Use this register to determine which lane(s) generated an alarm. Writing a '1' to any bit in this register will clear the alarm
				(the alarm may immediately trip again if the overflow/underflow condition persists). Writing a '1' to the FIFO_ALM bit in the
				ALM_STATUS register will clear all bits of this register.

#### 7.6.62 TADJ\_A Register (Address = 0x310) [reset = 0x0]

TADJ\_A is shown in 図 7-78 and described in 表 7-92.

Return to the Summary Table.

Timing Adjust for A-ADC operating in Dual Channel Mode (default from Fuse ROM)

#### 図 7-78. TADJ\_A Register

7	6	5	4	3	2	1	0
			TAD	J_A			
			R/W	/-0x0			

#### 表 7-92. TADJ\_A Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	TADJ_A	R/W	0x0	This register (and other TADJ* registers that follow it) are used to
				adjust the sampling instant of each ADC core. Different TADJ
				registers apply to different ADCs under different modes. The default
				values for all TADJ* registers are factory programmed values. The
				factory trimmed values can be read out and adjusted as required.

## 7.6.63 TADJ\_B Register (Address = 0x313) [reset = 0x0]

TADJ B is shown in 図 7-79 and described in 表 7-93.

Return to the Summary Table.

Timing Adjust for B-ADC operating in Dual Channel Mode (default from Fuse ROM)

#### 図 7-79. TADJ B Register

7	6	5	4	3	2	1	0
			TAD	J_B			
			R/W-	-0x0			

#### 表 7-93. TADJ\_B Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	TADJ_B	R/W	0x0	See TADJ_A register for description. Adjusts timing of B-ADC in dual
				channel mode with foreground calibration enabled.

## 7.6.64 TADJ\_A\_FG90\_VINA Register (Address = 0x314) [reset = 0x0]

TADJ\_A\_FG90\_VINA is shown in 図 7-80 and described in 表 7-94.

Return to the Summary Table.



Timing Adjust for A-ADC operating in Single Channel Mode and sampling INA± (default from Fuse ROM)

#### 図 7-80. TADJ\_A\_FG90\_VINA Register

7	6	5	4	3	2	1	0
TADJ_A_FG90_VINA							
			R/W	/-0x0			

# 表 7-94. TADJ\_A\_FG90\_VINA Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	TADJ_A_FG90_VINA	R/W	0x0	See TADJ_A register for description. Adjusts timing of A-ADC in
				single channel mode with foreground calibration enabled and
				sampling INA±.

# 7.6.65 TADJ\_B\_FG0\_VINA Register (Address = 0x315) [reset = 0x0]

TADJ\_B\_FG0\_VINA is shown in 図 7-81 and described in 表 7-95.

Return to the Summary Table.

Timing Adjust for B-ADC operating in Single Channel Mode and sampling INA± (default from Fuse ROM)

#### 図 7-81. TADJ\_B\_FG0\_VINA Register

7	6	5	4	3	2	1	0
			TADJ_B_F	G0_VINA			
			R/W-	-0x0			

# 表 7-95. TADJ\_B\_FG0\_VINA Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	TADJ_B_FG0_VINA	R/W	0x0	See TADJ_A register for description. Adjusts timing of B-ADC in
				single channel mode with foreground calibration enabled and
				sampling INA±.


## 7.6.66 TADJ\_A\_FG90\_VINB Register (Address = 0x31A) [reset = 0x0]

TADJ A FG90 VINB is shown in 図 7-82 and described in 表 7-96.

Return to the Summary Table.

Timing Adjust for A-ADC operating in Single Channel Mode and sampling INB± (default from Fuse ROM)

#### 図 7-82. TADJ\_A\_FG90\_VINB Register



#### 表 7-96. TADJ\_A\_FG90\_VINB Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	TADJ_A_FG90_VINB	R/W	0x0	See TADJ_A register for description. Adjusts timing of A-ADC in
				single channel mode with foreground calibration enabled and
				sampling INB±.

## 7.6.67 TADJ\_B\_FG0\_VINB Register (Address = 0x31B) [reset = 0x0]

TADJ B FG0 VINB is shown in 図 7-83 and described in 表 7-97.

Return to the Summary Table.

Timing Adjust for B-ADC operating in Single Channel Mode and sampling INB± (default from Fuse ROM)

#### 図 7-83. TADJ\_B\_FG0\_VINB Register

				_	_		
7	6	5	4	3	2	1	0
			TADJ_B_F	G0_VINB			
			R/W	-0x0			

## 表 7-97. TADJ\_B\_FG0\_VINB Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	TADJ_B_FG0_VINB	R/W	0x0	See TADJ_A register for description. Adjusts timing of B-ADC in
				single channel mode with foreground calibration enabled and
				sampling INB±.

#### 7.6.68 OADJ\_A\_FG0\_VINA Register (Address = 0x344) [reset = 0x0]

OADJ\_A\_FG0\_VINA is shown in 図 7-84 and described in 表 7-98.

Return to the Summary Table.

Offset Adjustment for A-ADC operating in Dual Channel Mode sampling INA± (default from Fuse ROM)

## 図 7-84. OADJ\_A\_FG0\_VINA Register

				_			
15	14	13	12	11	10	9	8
	RESE	RVED		OADJ_A_FG0_VINA			
	R/W	'-0x0			R/W	-0x0	
7	6	5	4	3	2	1	0
			OADJ_A_F	G0_VINA			
			R/W-	0x0			
							I

#### 表 7-98. OADJ\_A\_FG0\_VINA Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W 0x0		
11:0	OADJ_A_FG0_VINA	R/W		Offset adjustment value applied to A-ADC when it samples INA± in dual channel mode and foreground calibration is enabled.

#### 7.6.69 OADJ\_A\_FG0\_VINB Register (Address = 0x346) [reset = 0x0]

OADJ A FG0 VINB is shown in 図 7-85 and described in 表 7-99.

Return to the Summary Table.

Offset Adjustment for A-ADC operating in Dual Channel Mode sampling INB± (default from Fuse ROM)

#### 図 7-85. OADJ A FG0 VINB Register

			<b>—</b> , 00. 0, 1	<del>, , , , , , , , , , , , , , , , , , , </del>	ntb rtogiotor			
1:	5 14	4	13 1	2	11	10	9	8
RESERVED OADJ_A_FG_VINB								
		R/W-0x0				R/W-0x0		
7	7 6	i	5	1	3	2	1	0



#### 図 7-85. OADJ A FG0 VINB Register (continued)

OADJ\_A\_FG\_VINB R/W-0x0

## 表 7-99. OADJ\_A\_FG0\_VINB Register Field Descriptions

Bit	Field	Туре	Reset	Description	
15:12	RESERVED	R/W	0x0		
11:0	OADJ_A_FG_VINB	R/W	0x0	Offset adjustment value applied to A-ADC when it samples INB± in dual channel mode and foreground calibration is enabled.	

## 7.6.70 OADJ\_A\_FG90\_VINA Register (Address = 0x348) [reset = 0x0]

OADJ\_A\_FG90\_VINA is shown in 図 7-86 and described in 表 7-100.

Return to the Summary Table.

Offset Adjustment for A-ADC operating in Single Channel Mode sampling INA± (default from Fuse ROM)

#### 図 7-86. OADJ A FG90 VINA Register

8
A
0
1

## 表 7-100. OADJ\_A\_FG90\_VINA Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	OADJ_A_FG90_VINA	R/W		Offset adjustment value applied to A-ADC when it samples INA± in single channel mode and foreground calibration is enabled.

## 7.6.71 OADJ\_A\_FG90\_VINB Register (Address = 0x34A) [reset = 0x0]

OADJ\_A\_FG90\_VINB is shown in 図 7-87 and described in 表 7-101.

Return to the Summary Table.

Offset Adjustment for A-ADC operating in Single Channel Mode sampling INB± (default from Fuse ROM)

# 図 7-87. OADJ\_A\_FG90\_VINB Register

15	14	13	12	11	10	9	8
	RESE	RVED			OADJ_A_F	G90_VINB	
	R/W	-0x0			R/W-	.0x0	
7	6	5	4	3	2	1	0
			OADJ_A_F0	390_VINB			
			R/W-0	0x0			

#### 表 7-101. OADJ\_A\_FG90\_VINB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	

表 7-101. OADJ\_A\_FG90\_VINB Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
11:0	OADJ_A_FG90_VINB	R/W	0x0	Offset adjustment value applied to A-ADC when it samples INB±
				using 90° clock phase and foreground calibration is enabled.

## 7.6.72 OADJ\_B\_FG0\_VINA Register (Address = 0x34C) [reset = 0x0]

OADJ\_B\_FG0\_VINA is shown in 図 7-88 and described in 表 7-102.

Return to the Summary Table.

Offset Adjustment for B-ADC sampling INA± (default from Fuse ROM)

# 図 7-88. OADJ\_B\_FG0\_VINA Register

15	14	13	12	11	10	9	8
	RESE	RVED			OADJ_B_F	G0_VINA	
	R/W	'-0x0			R/W-	0x0	
7	6	5	4	3	2	1	0
			OADJ_B_F	G0_VINA			
			R/W-	0x0			

#### 表 7-102. OADJ\_B\_FG0\_VINA Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	15:12 RESERVED R/W 0x0		0x0	
11:0	OADJ_B_FG0_VINA	R/W	0x0	Offset adjustment value applied to B-ADC when it samples INA± and foreground calibration is enabled. Applies to both dual channel mode and single channel mode.

#### 7.6.73 OADJ\_B\_FG0\_VINB Register (Address = 0x34E) [reset = 0x0]

OADJ\_B\_FG0\_VINB is shown in 図 7-89 and described in 表 7-103.

Return to the Summary Table.

Offset Adjustment for B-ADC sampling INB± (default from Fuse ROM)

#### 図 7-89. OADJ B FG0 VINB Register

	<u></u>											
15	14	13	12	11	10	9	8					
	RESE	RVED		OADJ_B_FG0_VINB								
	R/W	′-0x0		R/W-0x0								
7	6	5	4	3	2	1	0					
			OADJ_B_F	G0_VINB								
	R/W-0x0											

## 表 7-103. OADJ\_B\_FG0\_VINB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	OADJ_B_FG0_VINB	R/W	0x0	Offset adjustment value applied to B-ADC when it samples INB± and foreground calibration is enabled. Applies to both dual channel mode and single channel mode.



## 7.6.74 GAIN\_A0\_FGDUAL Register (Address = 0x350) [reset = 0x0]

GAIN\_A0\_FGDUAL is shown in 図 7-90 and described in 表 7-104.

Return to the Summary Table.

Fine Gain Adjust for ADC A Bank 0 in Dual Channel Mode (default from Fuse ROM)

# 図 7-90. GAIN\_A0\_FGDUAL Register

7	6	5	4	3	2	1	0		
	RESERVED		GAIN_A0_FGDUAL						
	R/W-0x0		R/W-0x0						

## 表 7-104. GAIN\_A0\_FGDUAL Register Field Descriptions

Bit Field		Туре	Reset	Description
7:5	RESERVED	R/W	0x0	
4:0	4:0 GAIN_A0_FGDUAL R/W 0x0		0x0	Fine gain adjustment for ADC A bank 0.

## 7.6.75 GAIN\_A1\_FGDUAL Register (Address = 0x351) [reset = 0x0]

GAIN\_A1\_FGDUAL is shown in 図 7-91 and described in 表 7-105.

Return to the Summary Table.

Fine Gain Adjust for ADC A Bank 1 in Dual Channel Mode (default from Fuse ROM)

#### 図 7-91. GAIN\_A1\_FGDUAL Register

7	6	5	4	3	2	1	0		
	RESERVED		GAIN_A1_FGDUAL						
	R/W-0x0		R/W-0x0						

#### 表 7-105. GAIN\_A1\_FGDUAL Register Field Descriptions

Bit	Bit Field Type Re		Reset	Description
7:5	RESERVED	R/W	0x0	
4:0	4:0 GAIN_A1_FGDUAL R/W 0x0		0x0	Fine gain adjustment for ADC A bank 1.

#### 7.6.76 GAIN\_B0\_FGDUAL Register (Address = 0x352) [reset = 0x0]

GAIN\_B0\_FGDUAL is shown in 図 7-92 and described in 表 7-106.

Return to the Summary Table.

Fine Gain Adjust for ADC B Bank 0 in Dual Channel Mode (default from Fuse ROM)

#### 図 7-92. GAIN\_B0\_FGDUAL Register

7	6	5	4	3	2	1	0		
RESERVED			GAIN_A0_FGDUAL						
R/W-0x0			R/W-0x0						

## 表 7-106. GAIN\_B0\_FGDUAL Register Field Descriptions

Bit	Bit Field Type		Reset	Description
7:5	RESERVED	R/W	0x0	
4:0	GAIN_A0_FGDUAL	R/W	0x0	Fine gain adjustment for ADC B bank 0.

## 7.6.77 GAIN\_B1\_FGDUAL Register (Address = 0x353) [reset = 0x0]

GAIN\_B1\_FGDUAL is shown in 図 7-93 and described in 表 7-107.

Return to the Summary Table.

Fine Gain Adjust for ADC B Bank 1 in Dual Channel Mode (default from Fuse ROM)

#### 図 7-93. GAIN\_B1\_FGDUAL Register

7	6	5	4	3	2	1	0		
	RESERVED		GAIN_B1_FGDUAL						
	R/W-0x0				R/W-0x0				

# 表 7-107. GAIN\_B1\_FGDUAL Register Field Descriptions

Bit Field Type		Туре	Reset	Description
7:5	RESERVED	R/W	0x0	
4:0	4:0 GAIN_B1_FGDUAL R/W 0.		0x0	Fine gain adjustment for ADC B bank 1.

#### 7.6.78 GAIN\_A0\_FGDES Register (Address = 0x354) [reset = 0x0]

GAIN\_A0\_FGDES is shown in 図 7-94 and described in 表 7-108.

Return to the Summary Table.

Fine Gain Adjust for ADC A Bank 0 in Single Channel Mode (default from Fuse ROM)

#### 図 7-94. GAIN\_A0\_FGDES Register

7	6	5	4	3	2	1	0		
	RESERVED		GAIN_A0_FGDUAL						
	R/W-0x0				R/W-0x0				

#### 表 7-108. GAIN\_A0\_FGDES Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0x0	
4:0	GAIN_A0_FGDUAL	R/W	0x0	Fine gain adjustment for ADC A bank 0.

#### 7.6.79 GAIN\_A1\_FGDES Register (Address = 0x355) [reset = 0x0]

GAIN\_A1\_FGDES is shown in 図 7-95 and described in 表 7-109.

Return to the Summary Table.

Fine Gain Adjust for ADC A Bank 1 in Single Channel Mode (default from Fuse ROM)

#### 図 7-95. GAIN\_A1\_FGDES Register

7	6	5	4	3	2	1	0	
RESERVED			GAIN_A1_FGDUAL					
R/W-0x0			R/W-0x0					

#### 表 7-109. GAIN\_A1\_FGDES Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0x0	
4:0	GAIN_A1_FGDUAL	R/W	0x0	Fine gain adjustment for ADC A bank 1.



## 7.6.80 GAIN\_B0\_FGDES Register (Address = 0x356) [reset = 0x0]

GAIN\_B0\_FGDES is shown in 図 7-96 and described in 表 7-110.

Return to the Summary Table.

Fine Gain Adjust for ADC B Bank 0 in Single Channel Mode (default from Fuse ROM)

#### 図 7-96. GAIN\_B0\_FGDES Register

7	6	5	4	3	2	1	0	
	RESERVED		GAIN_A0_FGDUAL					
R/W-0x0			R/W-0x0					

## 表 7-110. GAIN\_B0\_FGDES Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0x0	
4:0	GAIN_A0_FGDUAL	R/W	0x0	Fine gain adjustment for ADC B bank 0.

#### 7.6.81 GAIN\_B1\_FGDES Register (Address = 0x357) [reset = 0x0]

GAIN\_B1\_FGDES is shown in 図 7-97 and described in 表 7-111.

Return to the Summary Table.

Fine Gain Adjust for ADC B Bank 1 in Single Channel Mode (default from Fuse ROM)

#### 図 7-97. GAIN\_B1\_FGDES Register

7	6	5	4	3	2	1	0		
	RESERVED		GAIN_B1_FGDUAL						
R/W-0x0			R/W-0x0						

#### 表 7-111. GAIN\_B1\_FGDES Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0x0	
4:0	GAIN_B1_FGDUAL	R/W	0x0	Fine gain adjustment for ADC B bank 1.

#### 7.6.82 PFIR\_CFG Register (Address = 0x400) [reset = 0x00]

PFIR\_CFG is shown in 図 7-98 and described in 表 7-112.

Return to the Summary Table.

Programmable FIR Mode (default: 0x00)

#### 図 7-98. PFIR\_CFG Register

7	6	5	4	3	2	1	0
RESERVED	PFIR_SHARE	PFIR_MERGE		PFIR_SCW		PFIR_	MODE
R/W-0x0	R/W-0x0	R/W-0x0		R/W-0x0		R/W	′-0x0

#### 表 7-112. PFIR\_CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0x0	

Submit Document Feedback

表 7-112. PFIR\_CFG Register Field Descriptions (continued)

	32, 7-112.	11111_010		riela Descriptions (continuea)		
Bit	Field	Туре	Reset	Description		
6	PFIR_SHARE	R/W	0x0	When set, the PFIR on the B channel uses the same coefficients as the PFIR on the A channel. When PFIR_SHARE=0, the B channel filter uses its own set of coefficients (unique from channel A). See Programmable FIR Filter (PFIR) section for usage details.		
5	PFIR_MERGE	R/W	0x0	When set, the PFIR filters are merged into a single logical filter. This mode processes ADC data samples as if they belong to a single sample stream. Set PFIR_MERGE=1 whenever the ADC is setup in Single Channel Mode.		
4:2	PFIR_SCW	R/W	0x0	Side coefficient weight for PFIR. This field determines the weight of the coefficients (except for the center coefficient). Increasing the coefficient weight increases the range of the coefficients at the expense of reduced precision. The LSB weight is 2 <sup>PFIR_SCW-16</sup> , where PFIR_SCW weight can be programmed from 0 to 6. The default is 0 which provides an LSB weight of 2 <sup>-16</sup> .		
1:0	PFIR_MODE	R/W	0x0	0 : PFIR block is disabled (default) 1 : RESERVED 2 : Enable PFIR block 3 : RESERVED Note: When using the PFIR, you must also program the filter coefficients. Note: All PFIR_* register should only be changed when JESD_EN=0.		

# 7.6.83 PFIR\_A0 Register (Address = 0x418) [reset = 0x0]

PFIR\_A0 is shown in 図 7-99 and described in 表 7-113.

Return to the Summary Table.

PFIR Coefficient A0

# 図 7-99. PFIR\_A0 Register

15	14	13	12	11	10	9	8	
	RESE	RVED		PFIR_A0				
R/W-0x0				R/W-0x0				
7	6	5	4	3	2	1	0	
	PFIR_A0							
	R/W-0x0							
1								

## 表 7-113. PFIR\_A0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	PFIR_A0	R/W		Signed, 2's complement coefficient for the PFIR filter. This is the first tap for the ADC A programmable FIR filter in Dual Channel Mode or the first tap for the programmable FIR filter in Single Channel Mode.

# 7.6.84 PFIR\_A1 Register (Address = 0x41A) [reset = 0x0]

PFIR\_A1 is shown in 図 7-100 and described in 表 7-114.

Return to the Summary Table.



#### PFIR Coefficient A1

## 図 7-100. PFIR\_A1 Register

15	14	13	12	11	10	9	8		
	RESE	RVED		PFIR_A1					
	R/W	-0x0		R/W-0x0					
7	6	5	4	3	2	1	0		
PFIR_A1									
	R/W-0x0								

## 表 7-114. PFIR\_A1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	PFIR_A1	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the second tap for the ADC A programmable FIR filter in Dual Channel Mode or the second tap for the programmable FIR filter in Single Channel Mode.

# 7.6.85 PFIR\_A2 Register (Address = 0x41C) [reset = 0x0]

PFIR\_A2 is shown in 図 7-101 and described in 表 7-115.

Return to the Summary Table.

PFIR Coefficient A2

#### 図 7-101. PFIR A2 Register

15	14	13	12	11	10	9	8			
	RESE	RVED		PFIR_A2						
	R/W	-0x0		R/W-0x0						
7	6	5	4	3	2	1	0			
	PFIR_A2									
	R/W-0x0									

## 表 7-115. PFIR\_A2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	PFIR_A2	R/W		Signed, 2's complement coefficient for the PFIR filter. This is the third tap for the ADC A programmable FIR filter in Dual Channel Mode or the third tap for the programmable FIR filter in Single Channel Mode.

## 7.6.86 PFIR\_A3 Register (Address = 0x41E) [reset = 0x0]

PFIR\_A3 is shown in 図 7-102 and described in 表 7-116.

Return to the Summary Table.

PFIR Coefficient A3

#### 図 7-102. PFIR\_A3 Register

15	14	13	12	11	10	9	8
	RESE	<b>レハビハ</b>			PFIR	_A3	

# 図 7-102. PFIR\_A3 Register (continued)

	R/W	′-0x0		R/W-0x0				
7	6	5	4	3	2	1	0	
			PFIF	R_A3				
R/W-0x0								

# 表 7-116. PFIR\_A3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	PFIR_A3	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the fourth tap for the ADC A programmable FIR filter in Dual Channel Mode or the fourth tap for the programmable FIR filter in Single Channel Mode.

# 7.6.87 PFIR\_A4 Register (Address = 0x420) [reset = 0x0]

PFIR\_A4 is shown in  $\boxtimes$  7-103 and described in  $\mathop{\rm \notll}$  7-117.

Return to the Summary Table.

PFIR Coefficient A4

#### 図 7-103. PFIR A4 Register

Z 7-103.11 III_A4 Register										
23	22	21	20	19	18	17	16			
	PFIR_A4									
	R/W	-0x0								
15	14	13	12	11	10	9	8			
	PFIR_A4									
			R/W	-0x0						
7	6	5	4	3	2	1	0			
			PFIF	R_A4						
			R/W	-0x0						
1										

#### 表 7-117. PFIR\_A4 Register Field Descriptions

Bit	Field	Туре	Reset	Description						
23:18	RESERVED	R/W	0x0							
17:0	PFIR_A4	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the fifth tap for the ADC A programmable FIR filter in Dual Channel Mode or the fifth tap for the programmable FIR filter in Single Channel Mode. This is the center tap of the 9-tap filter and therefore has a resolution of 18-bits.						

# 7.6.88 PFIR\_A5 Register (Address = 0x423) [reset = 0x0]

PFIR\_A5 is shown in 図 7-104 and described in 表 7-118.

Return to the Summary Table.

PFIR Coefficient A5



## 図 7-104. PFIR\_A5 Register

15	14	13	12	11	10	9	8			
	RESE	RVED		PFIR_A5						
	R/W	/-0x0		R/W-0x0						
7	6	5	4	3	2	1	0			
PFIR_A5										
	R/W-0x0									

# 表 7-118. PFIR\_A5 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	PFIR_A5	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the sixth tap for the ADC A programmable FIR filter in Dual Channel Mode or the sixth tap for the programmable FIR filter in Single Channel Mode.

## 7.6.89 PFIR\_A6 Register (Address = 0x425) [reset = 0x0]

PFIR\_A6 is shown in 図 7-105 and described in 表 7-119.

Return to the Summary Table.

PFIR Coefficient A6

#### 図 7-105. PFIR A6 Register

15	14	13	12	11	10	9	8			
	RESE	RVED		PFIR_A6						
	R/W	/-0x0	·	R/W-0x0						
7	6	5	4	3	2	1	0			
	PFIR_A6									
	R/W-0x0									

## 表 7-119. PFIR\_A6 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	PFIR_A6	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the seventh tap for the ADC A programmable FIR filter in Dual Channel Mode or the seventh tap for the programmable FIR filter in Single Channel Mode.

# 7.6.90 PFIR\_A7 Register (Address = 0x427) [reset = 0x0]

PFIR\_A7 is shown in 図 7-106 and described in 表 7-120.

Return to the Summary Table.

PFIR Coefficient A7

## 図 7-106. PFIR\_A7 Register

15	14	13	12	11	10	9	8	
	RESE	RVED		PFIR_A7				
R/W-0x0				R/W-0x0				

## 図 7-106. PFIR\_A7 Register (continued)

7	6	5	4	3	2	1	0
PFIR_A7 R/W-0x0							

## 表 7-120. PFIR\_A7 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	PFIR_A7	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the eighth tap for the ADC A programmable FIR filter in Dual Channel Mode or the eighth tap for the programmable FIR filter in Single Channel Mode.

## 7.6.91 PFIR\_A8 Register (Address = 0x429) [reset = 0x0]

PFIR\_A8 is shown in 図 7-107 and described in 表 7-121.

Return to the Summary Table.

PFIR Coefficient A8

図 7-107, PFIR A8 Register

				<b>—</b>	_,				
	15	14	13	12	11	10	9	8	
		RESE	RVED		PFIR_A8				
		R/W	'-0x0		R/W-0x0				
	7	6	5	4	3	2	1	0	
	PFIR_A8								
				R/W-0	Ox0				
- 1								,	

## 表 7-121. PFIR\_A8 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	PFIR_A8	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the ninth tap for the ADC A programmable FIR filter in Dual Channel Mode or the ninth tap for the programmable FIR filter in Single
				Channel Mode.

# 7.6.92 PFIR\_B0 Register (Address = 0x448) [reset = 0x0]

PFIR B0 is shown in 図 7-108 and described in 表 7-122.

Return to the Summary Table.

PFIR Coefficient B0

# 図 7-108. PFIR\_B0 Register

			₽ 1-100. FI IIV	_bu itegistei				
15	14	13	12	11	10	9	8	
	RESE	RVED		PFIR_B0				
	R/W	/-0x0		R/W-0x0				
7	6	5	4	3	2	1	0	
PFIR_B0								



# 図 7-108. PFIR\_B0 Register (continued)

R/W-0x0

## 表 7-122. PFIR\_B0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	PFIR_B0	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the first
				tap for the ADC B programmable FIR filter in Dual Channel Mode.

#### 7.6.93 PFIR\_B1 Register (Address = 0x44A) [reset = 0x0]

PFIR\_B1 is shown in 図 7-109 and described in 表 7-123.

Return to the Summary Table.

PFIR Coefficient B1

#### 図 7-109. PFIR B1 Register

	15	14	13	12	11	10	9	8	
		RESE	RVED		PFIR_B1				
R/W-0x0					R/W-0x0				
	7	6	5	4	3	2	1	0	
	PFIR_B1								
				0x0					
i i								i	

#### 表 7-123. PFIR\_B1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	PFIR_B1	R/W	1	Signed, 2's complement coefficient for the PFIR filter. This is the second tap for the ADC B programmable FIR filter in Dual Channel Mode.

## 7.6.94 PFIR\_B2 Register (Address = 0x44C) [reset = 0x0]

PFIR\_B2 is shown in 図 7-110 and described in 表 7-124.

Return to the Summary Table.

PFIR Coefficient B2

# 図 7-110. PFIR\_B2 Register

				: : : : : : : : : : : : : : : : : :	=			
15	14	13	12	11	10	9	8	
	RESE	RVED		PFIR_B2				
	R/W	′-0x0		R/W-0x0				
7	6	5	4	3	2	1	0	
	PFIR_B2							
			R/W-	0x0				

# 表 7-124. PFIR\_B2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	

表 7-124. PFIR\_B2 Register Field Descriptions (continued)

Bit	Field	Type Reset Description		Description
11:0	PFIR_B2	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the third
				tap for the ADC B programmable FIR filter in Dual Channel Mode.

## 7.6.95 PFIR\_B3 Register (Address = 0x44E) [reset = 0x0]

PFIR\_B3 is shown in 図 7-111 and described in 表 7-125.

Return to the Summary Table.

PFIR Coefficient B3

## 図 7-111. PFIR\_B3 Register

15	14	13	12	11	10	9	8		
	RESE	RVED		PFIR_B3					
	R/W-	-0x0		R/W-0x0					
7	6	5	4	3	2	1	0		
	PFIR_B3								
			R/W-	-0x0					

表 7-125. PFIR\_B3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	SERVED R/W 0x0		
11:0	PFIR_B3	R/W		Signed, 2's complement coefficient for the PFIR filter. This is the fourth tap for the ADC B programmable FIR filter in Dual Channel Mode.

## 7.6.96 PFIR\_B4 Register (Address = 0x450) [reset = 0x0]

PFIR B4 is shown in 図 7-112 and described in 表 7-126.

Return to the Summary Table.

PFIR Coefficient B4

#### 図 7-112. PFIR B4 Register

			,	<u> </u>						
23	22	21	20	19	18	17	16			
RESERVED PFIR_B4										
	R/W	-0x0								
15	14	13	12	11	10	9	8			
			PFIF	R_B4						
			R/W	'-0x0						
7	6	5	4	3	2	1	0			
			PFIF	R_B4						
			R/W	′-0x0						

#### 表 7-126. PFIR\_B4 Register Field Descriptions

Bit	Field	Туре	Reset	Description
23:18	RESERVED	R/W	0x0	



表 7-126. PFIR\_B4 Register Field Descriptions (continued)

_					
	Bit	Field	Туре	Reset	Description
	17:0	PFIR_B4	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the fifth
					tap for the ADC B programmable FIR filter in Dual Channel Mode.
					This is the center tap of the 9-tap filter and therefore has a resolution
					of 18-bits.

## 7.6.97 PFIR\_B5 Register (Address = 0x453) [reset = 0x0]

PFIR\_B5 is shown in 図 7-113 and described in 表 7-127.

Return to the Summary Table.

PFIR Coefficient B5

## 図 7-113. PFIR\_B5 Register

15	14	13	12	11	10	9	8		
	RESE	RVED		PFIR_B5					
	R/W	′-0x0		R/W-0x0					
7	6	5	4	3	2	1	0		
			PFIR	_B5					
			R/W-	-0x0					
1									

# 表 7-127. PFIR\_B5 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	2 RESERVED R/W 0x0			
11:0	PFIR_B5	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the sixth tap for the ADC B programmable FIR filter in Dual Channel Mode.

## 7.6.98 PFIR\_B6 Register (Address = 0x455) [reset = 0x0]

PFIR\_B6 is shown in 図 7-114 and described in 表 7-128.

Return to the Summary Table.

PFIR Coefficient B6

#### 図 7-114. PFIR B6 Register

			,							
15	14	13	12	11	10	9	8			
RESERVED PFIR_B6										
	R/W	-0x0		R/W-0x0						
7	6	5	4	3	2	1	0			
	PFIR_B6									
	R/W-0x0									

## 表 7-128. PFIR\_B6 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	



表 7-128. PFIR\_B6 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
11:0	PFIR_B6	R/W	1	Signed, 2's complement coefficient for the PFIR filter. This is the seventh tap for the ADC B programmable FIR filter in Dual Channel Mode.

# 7.6.99 PFIR\_B7 Register (Address = 0x457) [reset = 0x0]

PFIR\_B7 is shown in 図 7-115 and described in 表 7-129.

Return to the Summary Table.

PFIR Coefficient B7

#### 図 7-115. PFIR\_B7 Register

			-	_				
15	14	13	12	11	10	9	8	
	RESE	RVED		PFIR_B7				
	R/W	′-0x0		R/W-0x0				
7	6	5	4	3	2	1	0	
	PFIR_B7							
			R/W-	0x0				
1								

## 表 7-129. PFIR\_B7 Register Field Descriptions

_								
	Bit	Field	Туре	Reset	Description			
	15:12	RESERVED	R/W	0x0				
	11:0	PFIR_B7	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the eighth tap for the ADC B programmable FIR filter in Dual Channel Mode.			


# 7.6.100 PFIR\_B8 Register (Address = 0x459) [reset = 0x0]

PFIR\_B8 is shown in 図 7-116 and described in 表 7-130.

Return to the Summary Table.

PFIR Coefficient B8

# 図 7-116. PFIR\_B8 Register



# 表 7-130. PFIR\_B8 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	PFIR_B8	R <sup>(1)</sup> /W		Signed, 2's complement coefficient for the PFIR filter. This is the ninth tap for the ADC B programmable FIR filter in Dual Channel Mode.

(1) Read function does not properly return MSB value - the MSB value in readback is always 0.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

## 8 Application Information Disclaimer

#### Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。


#### 8.1 Application Information

ADC08DJ5200RF can be used in a wide range of applications including radar, satellite communications, test equipment (communications testers and oscilloscopes), and software-defined radios (SDRs). The wide input bandwidth enables direct RF sampling to at least 10 GHz and the high sampling rate allows signal bandwidths of greater than 5 GHz. ADC08DJ5200RF can also be DC-coupled to meet the needs of oscilloscopes or wideband digitizers. The *Typical Applications* section describes two configurations that meet the needs of a number of these applications.

## 8.2 Typical Applications

#### 8.2.1 Reconfigurable Dual-Channel 5-GSPS or Single-Channel 10-Gsps Oscilloscope

This section demonstrates the use of the device in a reconfigurable oscilloscope. The device is ideally suited for oscilloscope applications. The ability to tradeoff channel count and sampling speed allows designers to build flexible hardware to meet multiple needs. This flexibility saves development time and cost, allows hardware reuse for various projects and enables software upgrade paths for additional functionality. This section describes an oscilloscope that can operate as a dual-channel oscilloscope running at 5 GSPS or can be reconfigured through SPI programming as a single-channel, 10-GSPS oscilloscope. A reconfigurable setup allows users to trade off the number of channels and the sampling rate of the oscilloscope as needed without changing the hardware. Set the input bandwidth to the desired maximum signal bandwidth through the use of an antialiasing, low-pass filter. Digital filtering can then be used to reconfigure the analog bandwidth as required. For instance, the maximum bandwidth can be set to 2 GHz for use during pulsed transient detection and then reconfigured to 100 MHz through digital filtering for low-noise, power-supply ripple observation.  $\boxtimes$  8-1 shows the application block diagram.



**図 8-1. Typical Configuration for Reconfigurable Oscilloscope** 



## 8.2.1.1 Design Requirements

#### 8.2.1.1.1 Input Signal Path

Most oscilloscopes are required to be DC-coupled in order to monitor DC or low-frequency signals. This requirement forces the design to use DC-coupled, fully differential amplifiers to convert from single-ended signaling at the front panel to differential signaling at the ADC. This design uses two differential amplifiers. The first amplifier shown in ☒ 8-1 is the LMH5401 that converts from single-ended to differential signaling. The LMH5401 interfaces with the front panel through a programmable termination network and has an offset adjustment input. The amplifier has an 8-GHz, gain-bandwidth product that is sufficient to support a 1-GHz bandwidth oscilloscope. A second amplifier, the LMH6401, comes after the LMH5401 to provide a digitally programmable gain control for the oscilloscope. The LMH6401 supports a gain range from −6 dB to 26 dB in 1-dB steps. If gain control is not necessary or is performed in a different location in the signal chain, then this amplifier can be replaced with a second LMH5401 for additional fixed gain or omitted altogether.

The input of the oscilloscope contains a programmable termination block that is not covered in detail here. This block enables the front-panel input termination to be programmed. For instance, many oscilloscopes allow the termination to be programmed as either  $50-\Omega$  or  $1-M\Omega$  to meet the needs of various applications. A  $75-\Omega$  termination can also be desired to support cable infrastructure use cases. This block can also contain an option for DC blocking to remove the DC component of the external signal and therefore pass only AC signals.

A precision DAC is used to configure the offset of the oscilloscope front-end to prevent saturation of the analog signal chain for input signals containing large DC offsets. The DAC8560 is shown in 🗵 8-1 along with signal-conditioning amplifiers OPA703 and LMH6559. The first differential amplifier, LMH5401, is driven by the front panel input circuitry on one input, and the DC offset bias on the second input. The impedance of these driving signals must be matched at DC and over frequency to ensure good even-order harmonic performance in the single-ended to differential conversion operation. The high bandwidth of the LMH6559 allows the device to maintain low impedance over a wide frequency range.

An antialiasing, low-pass filter is positioned at the input of the ADC to limit the bandwidth of the input signal into the ADC. This amplifier also band-limits the front-end noise to prevent aliased noise from degrading the signal-to-noise ratio of the overall system. Design this filter for the maximum input signal bandwidth specified by the oscilloscope. The input bandwidth can then be reconfigured through the use of digital filters in the FPGA or ASIC to limit the oscilloscope input bandwidth to a bandwidth less than the maximum.

#### 8.2.1.1.2 Clocking

The ADC08DJ5200RF clock inputs must be AC-coupled to the device to ensure rated performance. The clock source must have extremely low jitter (integrated phase noise) to enable rated performance. Recommended clock synthesizers include LMX2594 and LMX2572.

The JESD204C data converter system (ADC plus logic device) requires additional SYSREF and device clocks. LMK04832, LMK04826, and LMK04821 devices are suitable to generate these clocks. Depending on the ADC clock frequency and jitter requirements, this device can also be used as the system clock synthesizer or as a device clock and SYSREF distribution device when multiple ADC08DJ5200RF devices are used in a system. For clock frequencies higher than 3.2 GHz, LMX2594 and LMX2572 can supply both the device clock and SYSREF from a single device.

#### 8.2.1.1.3 ADC08DJ5200RF

ADC08DJ5200RF has a number of features that make it a great fit for oscilloscope applications. The low code-error rate (CER) eliminates concerns about undesired time domain glitches or sparkle codes. The low CER makes the device a perfect fit for long-duration transient detection measurements and reduces the probability of false triggers. The input common-mode voltage of 0 V allows the driving amplifiers to use equal split power supplies that center the amplifier output common-mode voltage at 0 V and eliminates the need for common-mode voltage shifting before the ADC inputs. The high input bandwidth of the device simplifies the design of the driving amplifier circuit and antialiasing, low-pass filter. The use of dual-edge sampling (DES) in single-channel mode eliminates the need to change the clock frequency when switching between dual- and single-channel modes and simplifies synchronization by relaxing the setup and hold timing requirements of SYSREF. The t<sub>AD</sub>

adjust circuit allows the user to time-align the sampling instances of multiple ADC08DJ5200RF devices or to set the ideal sampling point of a front-end track and hold (T&H) amplifier.

## 8.3 Initialization Set Up

The device and JESD204C interface require a specific startup and alignment sequence. The order of that sequence is listed in the following steps.

- 1. Power-up or reset the device.
- 2. Apply a stable device CLK signal at the desired frequency.
- 3. Perform a software reset by toggling SOFT\_RESET to 1. Wait at least 1 µs before continuing.
- 4. Program JESD EN = 0 to stop the JESD204C state machine and allow setting changes.
- 5. Program CAL EN = 0 to stop the calibration state machine and allow setting changes.
- 6. Program the desired JMODE.
- 7. Program the desired KM1 value. KM1 = K-1.
- 8. Program SYNC SEL as needed. Choose SYNCSE or timestamp differential inputs.
- 9. Configure device calibration settings as desired. Select foreground or background calibration modes and offset calibration as needed.
- 10. Program CAL\_EN = 1 to enable the calibration state machine.
- 11. Enable overrange via OVR EN and adjust settings if desired.
- 12. Program JESD EN = 1 to re-start the JESD204C state machine and allow the link to restart.
- 13. The JESD204C interface operates in response to the applied SYNC signal from the receiver.
- 14. Program CAL SOFT TRIG = 0.
- 15. Program CAL SOFT TRIG = 1 to initiate a calibration.

## 9 Power Supply Recommendations

The device requires two different power-supply voltages. 1.9-V DC is required for the VA19 power bus and 1.1-V DC is required for the VA11 and VD11 power buses.

The power-supply voltages must be low noise and provide the needed current to achieve rated device performance.

There are two recommended power supply architectures:


- 1. Step down using high-efficiency switching converters, followed by a second stage of regulation to provide switching noise reduction and improved voltage accuracy.
- 2. Directly step down the final ADC supply voltage using high-efficiency switching converters. This approach provides the best efficiency, but care must be taken for switching noise to be minimized to prevent degraded ADC performance.

TI WEBENCH® Power Designer can be used to select and design the individual power supply elements needed: see the WEBENCH® Power Designer

Recommended switching regulators for the first stage include LMS3635-Q1, LMS3655-Q1, TPSM84424 and similar devices.

Recommended low drop-out (LDO), low-noise linear regulators include the TPS7A84, TPS7A83A, TPS7A47 and similar devices.


For the switcher only approach, the ripple filter must be designed to provide sufficient filtering at the switching frequency of the DC-DC converter and harmonics of the switching frequency. Make a note of the switching frequency reported from WEBENCH® and design the EMI filter and capacitor combination to have the notch frequency centered as needed. Each application will have different tolerances for noise on the supply voltage so strict ripple requirements are not provided.  $\boxtimes$  9-1 and  $\boxtimes$  9-2 illustrate the two approaches.



FB = ferrite bead filter.

図 9-1. LDO Linear Regulator Approach Example





Ripple filter notch frequency to match the fs of the buck converter. FB = ferrite bead filter.

図 9-2. Switcher-Only Approach Example

### 9.1 Power Sequencing

The voltage regulators must be sequenced using the power-good outputs and enable inputs to make sure the Vx11 regulator is enabled after the VA19 supply is good. Similarly, as soon as the VA19 supply drops out of regulation on power-down, the Vx11 regulator is disabled.

The general requirement for the ADC is that VA19 ≥ Vx11 during power-up, operation, and power-down.

TI also recommends that VA11 and VD11 are derived from a common 1.1-V regulator. This recommendation makes sure that all 1.1-V blocks are at the same voltage, and no sequencing problems exist between these supplies. Also use ferrite bead filters to isolate any noise on the VA11 and VD11 buses from affecting each other.



### 10 Layout

### 10.1 Layout Guidelines

There are many critical signals that require specific care during board design:

- 1. Analog input signals
- 2. CLK and SYSREF
- 3. JESD204C data outputs
- 4. Power connections
- 5. Ground connections

The analog input signals, clock signals and JESD204C data outputs must be routed for excellent signal quality at high frequencies, but should also be routed for maximum isolation from each other. Use the following general practices:

- 1. Route using loosely coupled  $100-\Omega$  differential traces when possible. This routing minimizes impact of corners and length-matching serpentines on pair impedance.
- 2. Provide adequate pair-to-pair spacing to minimize crosstalk, especially with loosely coupled differential traces. Tightly coupled differential traces may be used to reduce self-radiated noise or to improve neighboring trace noise immunity when adequate spacing cannot be provided.
- 3. Provide adequate ground plane pour spacing to minimize coupling with the high-speed traces. Any ground plane pour must have sufficient via connections to the main ground plane of the board. Do not use floating or poorly connected around pours.
- 4. Use smoothly radiused corners. Avoid 45- or 90-degree bends to reduce impedance mismatches.
- 5. Incorporate ground plane cutouts at component landing pads to avoid impedance discontinuities at these locations. Cut-out below the landing pads on one or multiple ground planes to achieve a pad size or stackup height that achieves the needed  $50-\Omega$ , single-ended impedance.
- 6. Avoid routing traces near irregularities in the reference ground planes. Irregularities include cuts in the ground plane or ground plane clearances associated with power and signal vias and through-hole component leads.
- 7. Provide symmetrically located ground tie vias adjacent to any high-speed signal vias at an appropriate spacing as determined by the maximum frequency the trace will transport ( $<< \lambda_{MIN}/8$ ).
- 8. When high-speed signals must transition to another layer using vias, transition as far through the board as possible (top to bottom is best case) to minimize via stubs on top or bottom of the vias. If layer selection is not flexible, use back-drilled or buried, blind vias to eliminate stubs. Always place ground vias close to the signal vias when transitioning between layers to provide a nearby ground return path.

Pay particular attention to potential coupling between JESD204C data output routing and the analog input routing. Switching noise from the JESD204C outputs can couple into the analog input traces and show up as wideband noise due to the high input bandwidth fo the ADC. Ideally, route the JESD204C data outputs on a separate layer from the ADC input traces to avoid noise coupling (not shown in the Layout Example section). Tightly coupled traces can also be used to reduce noise coupling.

Impedance mismatch between the CLK± input pins and the clock source can result in reduced amplitude of the clock signal at the ADC CLK± pins due to signal reflections or standing waves. A reduction in the clock amplitude may degrade ADC noise performance, especially at high input frequencies. To avoid this, keep the clock source close to the ADC (as shown in the Layout Example section) or implement impedance matching at the ADC CLK± input pins.

In addition, TI recommends performing signal quality simulations of the critical signal traces before committing to fabrication. Insertion loss, return loss, and time domain reflectometry (TDR) evaluations should be done.

The power and ground connections for the device are also very important. These rules must be followed:

- 1. Provide low-resistance connection paths to all power and ground pins.
- 2. Use multiple power layers if necessary to access all pins.
- 3. Avoid narrow isolated paths that increase connection resistance.
- 4. Use a signal, ground, or power circuit board stackup to maximum coupling between the ground and power planes.

148 Submit Document Feedback



## 10.2 Layout Example

☑ 10-1 to ☑ 10-3 provide examples of the critical traces routed on the device evaluation module (EVM).




図 10-1. Top Layer Routing: Analog Inputs, CLK and SYSREF, DA0-3, DB0-3






図 10-2. GND1 Cutouts to Optimize Impedance of Component Pads




図 10-3. Bottom Layer Routing: Additional CLK Routing, DA4-7, DB4-7



## 11 Device and Documentation Support

## 11.1 Device Support

11.1.1 Development Support

11.1.1.1

WEBENCH® Power Designer

### 11.2 Documentation Support

### 11.2.1 Related Documentation

For related documentation see the following:

- ADC12DJ5200RF Evaluation Module User's Guide
- JESD204B multi-device synchronization: Breaking down the requirements
- Scalable 20.8 GSPS reference design for high speed 12 bit digitizers
- Synchronizing multi-channel data converter DDC and NCO features for RF systems reference design
- Multi-Channel JESD204B 15 GHz Clocking Reference Design for DSO, Radar and 5G Wireless Testers
- Flexible 3.2 GSPS Multi-Channel AFE Reference Design for DSOs, RADAR, and 5G Wireless Test Systems
- Low noise power-supply reference design maximizing performance in 12.8 GSPS data acquisition systems
- 12.8-GSPS analog front end reference design for high-speed oscilloscope and wide-band digitizer
- Direct RF-Sampling Radar Receiver for L-, S-, C-, and X-Band Using ADC12DJ3200 Reference Design
- LMX2594 Multiple PLL Reference Design
- LMX2594 15-GHz Wideband PLLatinum™ RF Synthesizer With Phase Synchronization and JESD204B
- LMX2572 6.4-GHz Low Power Wideband RF Synthesizer With Phase Synchronization and JESD204B
- LMK04832 Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner With Dual Loop PLLs
- LMK0482x Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner with Dual Loop PLLs
- LMK61E2 Ultra-Low Jitter Programmable Oscillator With Internal EEPROM
- LMH5401 8-GHz, Low-Noise, Low-Power, Fully-Differential Amplifier
- LMH6401 DC to 4.5 GHz, Fully-Differential, Digital Variable-Gain Amplifier
- TPSM84424 4.5-V to 17-V Input, 0.6-V to 10-V Output, 4-A Power Module
- TPS7A470x 36-V, 1-A, 4-μVRMS, RF LDO Voltage Regulator
- TPS7A83A 2-A, High-Accuracy (0.75%), Low-Noise (4.4 μVRMS) LDO Regulator
- TPS7A84 High-Current (3 A), High-Accuracy (1%), Low-Noise (4.4 μVRMS), LDO Voltage Regulator
- DAC8560 16-Bit, Ultra-Low Glitch, Voltage Output Digital-to-Analog Converter With 2.5-V, 2-ppm/°C Reference
- LM95233 Dual Remote Diode and Local Temperature Sensor with SMBus Interface and TruTherm™
- TMP461 High-Accuracy Remote and Local Temperature Sensor with Pin-Programmable Bus Address

### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.4 Support Resources

#### 11.5 Trademarks

WEBENCH® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 19-Oct-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADC08DJ5200RFAAV	ACTIVE	FCCSP	AAV	144	168	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	ADC08DJ52 RF	Samples
ADC08DJ5200RFAAVT	ACTIVE	FCCSP	AAV	144	250	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	ADC08DJ52 RF	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# **PACKAGE OPTION ADDENDUM**

www.ti.com 19-Oct-2022



www.ti.com 23-Jun-2023

### **TRAY**




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
ADC08DJ5200RFAAV	AAV	FCCSP	144	168	8 X 21	150	315	135.9	7620	14.65	11	11.95



**BALL GRID ARRAY** 




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
- 4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
- 5. The lids are electrically floating (e.g. not tied to GND).



**BALL GRID ARRAY** 




NOTES: (continued)

6. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).



**BALL GRID ARRAY** 



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated