



🕳 Order

Now







AMC1306E05, AMC1306E25, AMC1306M05, AMC1306M25

Support &

JAJSCZ5C - MARCH 2017 - REVISED JANAURY 2020

# AMC1306x 高CMTI、小型、高精度の 強化絶縁デルタ-シグマ変調器

#### 特長 1

- シャント抵抗ベースの電流測定用に最適化された ピン互換ファミリ
  - ±50mV または ±250mV の入力電圧範囲
  - マンチェスター符号化または非符号化のビットスト リーム・オプション
- 非常に優れた DC 性能
  - オフセット誤差:±50µV または ±100µV (最大値)
  - オフセット・ドリフト係数:1µV/℃ (最大値)
  - ゲイン誤差:±0.2% (最大値)
  - ゲイン・ドリフト係数:±40ppm/℃ (最大値)
- 過渡耐性:100kV/us (標準値)
- システム・レベル診断機能
- 安全関連の認定
  - DIN VDE V 0884-11: 2017-01 に準拠した **7000V<sub>PEAK</sub>**の強化絶縁
  - UL 1577 に準拠した絶縁耐圧:5000V<sub>RMS</sub> (1 分) 間)
  - CAN/CSA No.5A-Component Acceptance Service Notice および IEC 62368-1 End Equipment Standard
- 拡張産業用温度範囲にわたって完全に動作を規 定:-40°C~+125°C

## 2 アプリケーション

- 次の用途における、シャント抵抗を基礎にした電 流センシングおよび絶縁電圧測定
  - 産業用モータ駆動
  - 太陽光発電インバータ
  - 無停電電源

### 3 概要

AMC1306は高精度のデルタ・シグマ( $\Delta\Sigma$ )変調器で、磁気 干渉に対して高い耐性のある二重の静電容量性絶縁膜 により、入力と出力の回路が分離されています。この絶縁 バリアは、DIN VDE V 0884-11 および UL1577 規格に 準拠した、7000 VPEAK までの強化絶縁体に認定されてい ます。この絶縁変調器を絶縁電源と組み合わせて使用す ると、システムの中で異なる同相電圧レベルで動作する部 分が分離され、低電圧部分の損傷を防ぎます。

AMC1306の入力は、シャント抵抗または他の低電圧レベ ルの信号源と直接接続するよう最適化されています。 ± 50mVデバイスの独自の低い入力電圧範囲により、シャン トによる消費電力が大幅に低減され、優れたACおよびDC 性能が実現されます。AMC1306の出力ビットストリームに は、マンチェスター符号化(AMC1306Ex)または非符号化 (AMC1306Mx)のバリエーションがあります。 内蔵デジタ ル・フィルタ(TMS320F2807xやTMS320F2837xマイクロ コントローラ・ファミリで使用されているものなど)を使用して ビットストリームを間引くと、78kSPSのデータ速度、85dB のダイナミック・レンジで、16ビットの分解能が得られます。

マンチェスター符号化のAMC1306Exバージョンのビット ストリーム出力では、受信側デバイスのセットアップ時間や ホールド時間の要件を考慮する必要なしに、単線でデー タとクロックを伝送できます。

#### **製品情報**<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)		
AMC1306x	SOIC (8)	5.85mm×7.50mm		

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。



#### 概略回路図



#### Copyright © 2017-2020, Texas Instruments Incorporated

### AMC1306E05, AMC1306E25, AMC1306M05, AMC1306M25

JAJSCZ5C - MARCH 2017 - REVISED JANAURY 2020

ALL E

1	特長		1
2	アプ	リケーション	1
3	概要		1
4	改訂	履歴	2
5	Devi	ce Comparison Table	4
6	Pin (	Configuration and Functions	4
7	Spee	cifications	5
	7.1	Absolute Maximum Ratings	5
	7.2	ESD Ratings	5
	7.3	Recommended Operating Conditions	5
	7.4	Thermal Information	5
	7.5	Power Ratings	5
	7.6	Insulation Specifications	6
	7.7	Safety-Related Certifications	7
	7.8	Safety Limiting Values	7
	7.9	Electrical Characteristics: AMC1306x05	8
	7.10	Electrical Characteristics: AMC1306x25	10
	7.11	Switching Characteristics	12
	7.12	Insulation Characteristics Curves	13
	7.13	Typical Characteristics	14
8	Deta	iled Description	<mark>21</mark>

### 4 改訂履歴

2

Revision B (June 2018) から Revision C に変更

「特長」セクションの安全関連の認定項目: VDE 認定のリビジョンを DIN V VDE V 0884-10 (VDE V 0884-11) から DIN	
VDE V 0884-11 に変更、IEC 60950-1、および IEC 60065 を IEC 62368-1 に 変更	1
「概要」セクションの DIN V VDE V を DIN VDE V に 変更	1
Changed CLR and CPG values from ≥ 9 mm to ≥ 8.5 mm in <i>Insulation Specifications</i> table	6
Changed Insulation Specifications table header row from DIN V VDE V 0884-11 (VDE V 0884-11): 2017-01 to DIN VDE V 0884-11: 2017-01	6
Changed VDE certification details in Safety-Related Certifications table	7
Changed Safety Limiting Values table format as per current standard	7
Changed free air to ambient in condition statement of Switching Characteristics table	12
Changed 6.05 dB to 6.02 dB in Equation 3	27
Changed input common-mode voltage from 2 V to 1.9 V for consistency with <i>Input Bias Current vs Common-Mode</i> Input Voltage figure in What To Do and What Not To Do section	32
Changed VINx to AINx in Layout Guidelines section	34
Changed Recommended Layout of the AMC1306x figure to include connection to the shunt resistor and input filter components	34

#### Revision A (July 2017) から Revision B に変更

•	Changed Reinforced Isolation Capacitor Lifetime Projection figure	13

### 2017年3月発行のものから更新 Page AMC1306E05 および AMC1306M05 を量産にリリース.....1 AMC1306x05 を反映するため、最初のDC 性能項目に ±50µV を 追加......1 最初の安全関連の認定項目で規格のリビジョンを 0884-10 から 0884-11 に 変更...... 1

### 目次

	8.1	Overview	. 21
	8.2	Functional Block Diagram	. 21
	8.3	Feature Description.	. 22
	8.4	Device Functional Modes	. 26
9	App	lication and Implementation	27
	9.1	Application Information	. 27
	9.2	Typical Applications	. 28
10	Pow	ver Supply Recommendations	33
11	Laye	out	34
	11.1	Layout Guidelines	. 34
	11.2	Layout Example	. 34
12	デバ	イスおよびドキュメントのサポート	35
	12.1	デバイス・サポート	. 35
	12.2	ドキュメントのサポート	. 35
	12.3	関連リンク	. 35
	12.4	ドキュメントの更新通知を受け取る方法	. 35
	12.5	コミュニティ・リソース	. 35
	12.6	商標	. 35
	12.7	静電気放電に関する注意事項	. 35
	12.8	Glossary	. 36
13	メカニ	ニカル、パッケージ、および注文情報	36

#### Page



www.tij.co.jp

# Page



### AMC1306E05, AMC1306E25, AMC1306M05, AMC1306M25

JAJSCZ5C – MARCH 2017 – REVISED JANAURY 2020

•	「概要」セクションの第1段落で V <sub>PEAK</sub> を 8000 から 7000 に、規格のリビジョンを 0884-10 から 0884-11 に 変更	1
•	Deleted Status column from Device Comparison Table	4
•	Changed standard deviation from 0884-10 to 0884-11 in DIN V VDE V 0884-11 section of Insulation Specifications table 6	3
•	Changed standard deviation from 0884-10 to 0884-11 in Safety-Related Certifications table	7
•	Changed prevent to minimize in condition statement of Safety Limiting Values table	7
•	Added Electrical Characteristics: AMC1306x05 table	3
•	Changed test conditions of Analog Inputs test conditions from (AINP – AINN) / 2 to AGND to (AINP + AINN) / 2 to AGND to include all possible conditions	2
•	Changed $I_{IB}$ test condition from <i>Inputs shorted to AGND</i> to <i>AINP</i> = <i>AINN</i> = <i>AGND</i> , $I_{IB} = I_{IBP} + I_{IBN}$	)
•	Added $AINP = AINN = AGND$ to E <sub>0</sub> parameter test conditions	)
•	Changed minus sign to plus or minus sign in typical specification of E <sub>G</sub> parameter	)
•	Changed 10% to 90% to 90% to 10% in test conditions of t <sub>f</sub> parameter 12	2
•	Added AMC1306x05 devices to Typical Characteristics section	4

### **5** Device Comparison Table

PART NUMBER	INPUT VOLTAGE RANGE	DIFFERENTIAL INPUT RESISTANCE	DIGITAL OUTPUT INTERFACE
AMC1306E05	±50 mV	4.9 kΩ	Manchester coded CMOS
AMC1306E25	±250 mV	22 kΩ	Manchester coded CMOS
AMC1306M05	±50 mV	4.9 kΩ	Uncoded CMOS
AMC1306M25	±250 mV	22 kΩ	Uncoded CMOS

## 6 Pin Configuration and Functions



#### **Pin Functions**

PIN		1/0		
NO.	NAME	1/0	DESCRIPTION	
1	AVDD	_	Analog (high-side) power supply, 3.0 V to 5.5 V. See the <i>Power Supply Recommendations</i> section for decoupling recommendations.	
2	AINP	I	Noninverting analog input	
3	AINN	Ι	Inverting analog input	
4	AGND		Analog (high-side) ground reference	
5	DGND	_	Digital (controller-side) ground reference	
6	DOUT	0	Modulator data output. This pin is a Manchester coded output for AMC1306Ex derivates.	
7	CLKIN	Ι	Modulator clock input: 5 MHz to 21 MHz (5-V operation) with internal pulldown resistor (typical value: 1.5 M $\Omega$ )	
8	DVDD	_	Digital (controller-side) power supply, 2.7 V to 5.5 V. See the <i>Power Supply Recommendations</i> section for decoupling recommendations.	



### 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage	AVDD to AGND or DVDD to DGND	-0.3	6.5	V
Analog input voltage at AINP, AIN	N	AGND – 6	AVDD + 0.5	V
Digital input or output voltage at C	LKIN or DOUT	DGND – 0.5	DVDD + 0.5	V
Input current to any pin except sup	oply pins	-10	10	mA
Junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
AVDD	Analog (high-side) supply voltage (AVDD to AGND)	3.0	5.0	5.5	V
DVDD	Digital (controller-side) supply voltage (DVDD to DGND)	2.7	3.3	5.5	V
T <sub>A</sub>	Operating ambient temperature	-40		125	°C

#### 7.4 Thermal Information

		AMC1306x	
	THERMAL METRIC <sup>(1)</sup>	DWV (SOIC)	UNIT
		8 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	112.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	47.6	°C/W
$R_{\thetaJB}$	Junction-to-board thermal resistance	60.0	°C/W
ΨJT	Junction-to-top characterization parameter	23.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	60.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 7.5 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>D</sub>	Maximum power dissipation	AMC1306Ex, AVDD = DVDD = 5.5 V			91.85	m)//
	(both sides)	AMC1306Mx, AVDD = DVDD = 5.5 V			86.90	mvv
P <sub>D1</sub>	Maximum power dissipation (high-side supply)	AVDD = 5.5 V			53.90	mW
P <sub>D2</sub>	Maximum power dissipation	AMC1306Ex, DVDD = 5.5 V			37.95	m)//
	(low-side supply)	AMC1306Mx, DVDD = 5.5 V			33.00	mvv



#### AMC1306E05, AMC1306E25, AMC1306M05, AMC1306M25

JAJSCZ5C - MARCH 2017 - REVISED JANAURY 2020

#### 7.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT	
GENE	RAL				
CLR	External clearance <sup>(1)</sup>	Shortest pin-to-pin distance through air	≥ 8.5	mm	
CPG	External creepage <sup>(1)</sup>	Shortest pin-to-pin distance across the package surface	≥ 8.5	mm	
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation $(2 \times 0.0105 \text{ mm})$	≥ 0.021	mm	
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V	
	Material group	According to IEC 60664-1	Ι		
		Rated mains voltage $\leq 300 \text{ V}_{\text{RMS}}$	I-IV	1	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	1	
		Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-111	1	
DIN VD	E V 0884-11: 2017-01 <sup>(2)</sup>				
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	At ac voltage (bipolar)	2121	V <sub>PK</sub>	
V	Maximum-rated isolation working	At ac voltage (sine wave)	1500	V <sub>RMS</sub>	
VIOWM	voltage	At dc voltage	2121	V <sub>DC</sub>	
V	Movimum transient isolation voltage	$V_{\text{TEST}} = V_{\text{IOTM}}$ , t = 60 s (qualification test)	7000	V	
VIOTM	Maximum transient isolation voltage	$V_{\text{TEST}} = 1.2 \times V_{\text{IOTM}}$ , t = 1 s (100% production test)	8400	VPK	
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(3)</sup>	Test method per IEC 60065, 1.2/50- $\mu$ s waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> = 12800 V <sub>PK</sub> (qualification)	8000	V <sub>PK</sub>	
		Method a, after input/output safety test subgroup 2/3, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s, $V_{pd(m)} = 1.2 \times V_{IORM} = 2545 V_{PK}$ , $t_m = 10$ s	≤ 5	l	
q <sub>pd</sub>	Apparent charge <sup>(4)</sup>	Method a, after environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s, $V_{pd(m)} = 1.6 \times V_{IORM} = 3394 V_{PK}$ , $t_m = 10$ s	≤ 5	рС	
		Method b1, at routine test (100% production) and preconditioning (type test), $V_{ini} = V_{IOTM}$ , $t_{ini} = 1 \text{ s}$ , $V_{pd(m)} = 1.875 \times V_{IORM} = 3977 V_{PK}$ , $t_m = 1 \text{ s}$	≤ 5	l	
CIO	Barrier capacitance, input to output <sup>(5)</sup>	$V_{IO} = 0.5 V_{PP}$ at 1 MHz	~1	pF	
		$V_{IO} = 500 \text{ V} \text{ at } T_A = 25^{\circ}\text{C}$	> 10 <sup>12</sup>	1	
R <sub>IO</sub>	Insulation resistance, input to output <sup>(5)</sup>	$V_{IO} = 500 \text{ V} \text{ at } 100^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	> 10 <sup>11</sup>	Ω	
		$V_{IO} = 500 \text{ V} \text{ at } T_S = 150^{\circ}\text{C}$	> 10 <sup>9</sup>	L	
	Pollution degree		2	L	
	Climatic category		40/125/21		
UL157	7				
V <sub>ISO</sub>	Withstand isolation voltage	$V_{\text{TEST}} = V_{\text{ISO}} = 5000 V_{\text{RMS}}$ or 7000 $V_{\text{DC}}$ , t = 60 s (qualification), $V_{\text{TEST}} = 1.2 \times V_{\text{ISO}} = 6000 V_{\text{RMS}}$ , t = 1 s (100% production test)	5000	V <sub>RMS</sub>	

(1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves and ribs on the PCB are used to help increase these specifications.

(2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

(4) Apparent charge is electrical discharge caused by a partial discharge (pd).

(5) All pins on each side of the barrier are tied together, creating a two-pin device.



JAJSCZ5C - MARCH 2017 - REVISED JANAURY 2020

#### www.ti.com

#### 7.7 Safety-Related Certifications

VDE	UL
Certified according to DIN VDE V 0884-11: 2017-01, DIN EN 62368-1: 2016-05, EN 62368-1: 2014, and IEC 62368-1: 2014	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Reinforced insulation	Single protection
File number: DIN 40040142	File number: E181974

### 7.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$\label{eq:result} \begin{split} R_{\theta,JA} &= 112.2^{\circ}\text{C/W},  \text{AVDD} = \text{DVDD} = 5.5   \text{V}, \\ T_J &= 150^{\circ}\text{C},  T_A = 25^{\circ}\text{C} \end{split}$		2	02.5	~ ^
IS	Salety input, output, or supply current	$\label{eq:result} \begin{split} & R_{\thetaJA} = 112.2^\circC/W,  AVDD = DVDD = 3.6 V, \\ & T_J = 150^\circC,  T_A = 25^\circC \end{split}$		3	09.4	ΠA
Ps	Safety input, output, or total power	$R_{\theta JA} = 112.2^{\circ}C/W, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C$		11	14 <sup>(1)</sup>	mW
TS	Maximum safety temperature				150	°C

(1) The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I<sub>S</sub> and P<sub>S</sub>. These limits vary with the ambient temperature,  $T_A$ .

The junction-to-air thermal resistance,  $R_{\theta JA}$ , in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum junction temperature.  $P_S = I_S \times AVDD_{max} + I_S \times AVDD_{max}$ , where  $AVDD_{max}$  is the maximum high-side supply voltage and  $DVDD_{max}$  is the maximum controllerside supply voltage.

JAJSCZ5C - MARCH 2017 - REVISED JANAURY 2020

### 7.9 Electrical Characteristics: AMC1306x05

minimum and maximum specifications apply from  $T_A = -40^{\circ}$ C to  $+125^{\circ}$ C, AVDD = 3.0 V to 5.5 V, DVDD = 2.7 V to 5.5 V, AINP = -50 mV to 50 mV, AINN = AGND, and sinc<sup>3</sup> filter with OSR = 256 (unless otherwise noted); typical specifications are at  $T_A = 25^{\circ}$ C, CLKIN = 20 MHz, AVDD = 5 V, and DVDD = 3.3 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALO	G INPUTS					
V <sub>Clipping</sub>	Differential input voltage before clipping output	$V_{IN} = AINP - AINN$		±64		mV
FSR	Specified linear differential full-scale	$V_{IN} = AINP - AINN$	-50		50	mV
	Absolute common-mode input voltage <sup>(1)</sup>	(AINP + AINN) / 2 to AGND	-2		AVDD	V
V <sub>CM</sub>	Operating common-mode input voltage	(AINP + AINN) / 2 to AGND	-0.032		AVDD - 2.1	V
V <sub>CMov</sub>	Common-mode overvoltage detection level <sup>(2)</sup>	(AINP + AINN) / 2 to AGND	AVDD - 2			V
CIN	Single-ended input capacitance	AINN = AGND		4		pF
CIND	Differential input capacitance			2		pF
I <sub>IB</sub>	Input bias current	$AINP = AINN = AGND, I_{IB} = I_{IBP} + I_{IBN}$	-97	-72	-57	μΑ
R <sub>IN</sub>	Single-ended input resistance	AINN = AGND		4.75		kΩ
R <sub>IND</sub>	Differential input resistance			4.9		kΩ
I <sub>IO</sub>	Input offset current			±10		nA
CMTI	Common-mode transient immunity		50	100		kV/μs
CMDD	Common mode rejection ratio			-99		٩D
CIVIRR	Common-mode rejection ratio			-98		αB
BW	Input bandwidth <sup>(3)</sup>			800		kHz
DC ACC	URACY					
DNL	Differential nonlinearity	Resolution: 16 bits	-0.99		0.99	LSB
INU	hotographic application $(4)$	Resolution: 16 bits, 4.5 V $\leq$ AVDD $\leq$ 5.5 V	-4	±1	4	
		Resolution: 16 bits, $3.0 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$	-5	±1.5	5	LOD
Eo	Offset error	Initial, at 25°C, AINP = AINN = AGND	-50	±2.5	50	μV
TCEO	Offset error thermal drift <sup>(5)</sup>		-1	±0.25	1	μV/°C
E <sub>G</sub>	Gain error	Initial, at 25°C	-0.2%	±0.005%	0.2%	
TCE <sub>G</sub>	Gain error thermal drift <sup>(6)</sup>		-40	±20	40	ppm/°C
		AINP = AINN = AGND, 3.0 V $\leq$ AVDD $\leq$ 5.5 V, at dc		-108		
PSRR	Power-supply rejection ratio			-107		dB
AC ACC	URACY					
SNR	Signal-to-noise ratio	f <sub>IN</sub> = 1 kHz	78	82.5		dB
SINAD	Signal-to-noise + distortion	f <sub>IN</sub> = 1 kHz	77.5	82.3		dB
חשד	Total harmonic distortion	$\begin{array}{l} 4.5 \text{ V} \leq \text{AVDD} \leq 5.5 \text{ V}, \\ 5 \text{ MHz} \leq f_{\text{CLKIN}} \leq 21 \text{ MHz},  f_{\text{IN}} = 1 \text{ kHz} \end{array}$		-98	-84	dB
שווו		$\begin{array}{l} 3.0 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}, \\ 5 \text{ MHz} \leq \text{f}_{\text{CLKIN}} \leq 20 \text{ MHz}, \text{ f}_{\text{IN}} = 1 \text{ kHz} \end{array}$		-93	-83	uD
SFDR	Spurious-free dynamic range	f <sub>IN</sub> = 1 kHz	83	100		dB

(1) Steady-state voltage supported by the device in case of a system failure. See specified common-mode input voltage V<sub>CM</sub> for normal operation. Observe analog input voltage range as specified in the Absolute Maximum Ratings table.

The common-mode overvoltage detection level has a typical hysteresis of 90 mV. (2)

This is the -3-dB, second-order roll-off frequency of the integrated differential input amplifier to consider for the antialiasing filter design. (3)(4) Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer function expressed as a number of LSBs or as a percent of the specified linear full-scale range (FSR).

Offset error drift is calculated using the box method, as described by the following equation:  $TCE_{o} = \frac{value_{MX} - value_{MIN}}{T_{mum} P_{max}}$ (5)

TempRange

Gain error drift is calculated using the box method, as described by the following equation: (6)

 $TCE_{G}(ppm) = \left(\frac{value_{MAX} - value_{MIN}}{value \times TempRange}\right) \times 10^{6}$ 



### Electrical Characteristics: AMC1306x05 (continued)

minimum and maximum specifications apply from  $T_A = -40^{\circ}$ C to +125°C, AVDD = 3.0 V to 5.5 V, DVDD = 2.7 V to 5.5 V, AINP = -50 mV to 50 mV, AINN = AGND, and sinc<sup>3</sup> filter with OSR = 256 (unless otherwise noted); typical specifications are at  $T_A = 25^{\circ}$ C, CLKIN = 20 MHz, AVDD = 5 V, and DVDD = 3.3 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITA	L INPUTS/OUTPUTS		I			
CMOSI	Logic With Schmitt-Trigger					
I <sub>IN</sub>	Input current	$DGND \le V_{IN} \le DVDD$	0		7	μA
CIN	Input capacitance			4		pF
VIH	High-level input voltage		0.7 × DVDD	D	VDD + 0.3	V
VIL	Low-level input voltage		-0.3	0.	3 × DVDD	V
C <sub>LOAD</sub>	Output load capacitance			30		pF
		I <sub>OH</sub> = -20 μA	DVDD - 0.1			M
VOH	High-level output voltage	$I_{OH} = -4 \text{ mA}$ DVDD - 0.4				V
		I <sub>OL</sub> = 20 μA			0.1	M
VOL	Low-level output voltage	$I_{OL} = 4 \text{ mA}$			v	
POWER	SUPPLY	· · ·				
AVDD	High-side supply voltage		3.0	5.0	5.5	V
		3.0 V ≤ AVDD ≤ 3.6 V		6.3	8.5	
AVDD	High-side supply current	4.5 V ≤ AVDD ≤ 5.5 V		7.2	9.8	mA
DVDD	Controller-side supply voltage		2.7	3.3	5.5	V
		$\label{eq:amplitude} \begin{array}{l} AMC1306Ex, 2.7 V \leq DVDD \leq 3.6 V, \\ C_{LOAD} = 15 pF \end{array}$		4.1	5.5	
		$\label{eq:amplitude} \begin{split} AMC1306Mx, 2.7 \ V \leq DVDD \leq 3.6 \ V, \\ C_{LOAD} = 15 \ pF \end{split}$		3.3	4.8	4
IDVDD	Controller-side supply current	$\begin{array}{l} \mbox{AMC1306Ex, 4.5 V} \leq \mbox{DVDD} \leq 5.5 \ \mbox{V}, \\ \mbox{C}_{\mbox{LOAD}} = 15 \ \mbox{pF} \end{array}$		5.0	6.9	MA
		AMC1306Mx, 4.5 V $\leq$ DVDD $\leq$ 5.5 V, C <sub>LOAD</sub> = 15 pF		3.9	6.0	

JAJSCZ5C-MARCH 2017-REVISED JANAURY 2020

### 7.10 Electrical Characteristics: AMC1306x25

minimum and maximum specifications apply from  $T_A = -40^{\circ}$ C to  $+125^{\circ}$ C, AVDD = 3.0 V to 5.5 V, DVDD = 2.7 V to 5.5 V, AINP = -250 mV to 250 mV, AINN = AGND, and sinc<sup>3</sup> filter with OSR = 256 (unless otherwise noted); typical specifications are at  $T_A = 25^{\circ}$ C, CLKIN = 20 MHz, AVDD = 5 V, and DVDD = 3.3 V

NANCE VEVTSVolgaging (pigning line)Differential input voltage before dipping output (pigning line)AINP - AINN-250*200mVV (ANAbsolute common-mode input voltage************************************	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vicipany PRI         Differential null voltage before olipping output         NNP - AINN	ANALO	G INPUTS	·				
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	V <sub>Clipping</sub>	Differential input voltage before clipping output	AINP – AINN		±320		mV
tabular formanised input voltage (i) (AINP + AINN) / 2 to AGND (-2 VOD (AVDD - 2) V) (AINP + AINN) / 2 to AGND (-2 VOD (AVDD - 2) V) (AINP + AINN) / 2 to AGND (-2 VOD (-2 VO	FSR	Specified linear differential full-scale	AINP – AINN	-250		250	mV
$ \begin{array}{ c c c c } \hline V_{CMW} & $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$		Absolute common-mode input voltage <sup>(1)</sup>	(AINP + AINN) / 2 to AGND	-2		AVDD	V
$\begin{array}{c c c c c c c } \hline V_{CMV} & Common-mode overvoltage detection level (?) & (AINP + AINN) / 2 to AGND & AVDD - 2 & V \\ \hline VC_{N} & Single-ended input capacitance & AINN = AGND & 2 & 0 & 0 & 0 \\ \hline PF \\ \hline R_{ND} & Differential input capacitance & AINN = AGND & []] = I_{BDP} + I_{BN} & -82 & -60 & -48 & \muA \\ \hline R_{N} & Single-ended input resistance & AINN = AGND & 19 & K\Omega \\ \hline R_{ND} & Differential input capacitance & AINN = AGND & 19 & K\Omega \\ \hline R_{ND} & Differential input resistance & AINN = AGND & 19 & K\Omega \\ \hline R_{ND} & Differential input resistance & AINN = AGND & 19 & K\Omega \\ \hline R_{ND} & Differential input resistance & AINN = AGND & 50 & 100 & KV/\mus \\ \hline R_{ND} & Differential input resistance & AINN = AGND & 10 & 22 & K\Omega \\ \hline R_{ND} & Differential input resistance & AINN = AGND & 10 & 25 & 10 & KV/\mus \\ \hline Common-mode transient immunity & SV_{NS} V_{CM max} & -95 & & \\ \hline Common-mode rejection ratio & AINP = AINN, f_{NI} = 0 Hz, & -95 & & \\ \hline D & Common-mode rejection ratio & AINP = AINN, f_{NI} form 0.1 Hz to 50 KHz, & -95 & & \\ \hline D & Common-mode rejection ratio & AINP = AINN, f_{NI} form 0.1 Hz to 50 KHz, & -95 & & \\ \hline D & Differential nonlinearity & Resolution: 16 bits & -0.99 & 0.99 & LSB & \\ \hline D & Differential nonlinearity & Resolution: 16 bits & -0.99 & 0.99 & LSB & \\ \hline D & Differential nonlinearity & Resolution: 16 bits & -4 & \pm1 & 4 & LSB & \\ \hline D & Offset error & Initial, at 25°C, AINP = AINN = AGND & -100 & \pm4.5 & 10 & \muV'C & \\ \hline T & CE_{O} & Offset error thermal drift(6) & & -1 & \pm0.15 & 1 & \muV'C^{\circ} & \\ \hline T & CE_{G} & Gain error & Initial, at 25°C, AINP = AINN = AGND, & -103 & \pm0.5 & 1 & \muV'C^{\circ} & \\ \hline T & CE_{G} & Gain error & Initial, at 25°C, AINP = AINN = AGND, & -103 & -0.92 & & \\ \hline D & CE_{C} & Gain error thermal drift(6) & & -1 & \pm0.15 & 1 & \muV'C^{\circ} & \\ \hline T & CE_{G} & Gain error thermal drift(6) & & & -103 & & & \\ \hline T & D & V & VD & 5.5 V, & & & -92 & & & \\ \hline D & T & CE_{G} & Gain error thermal drift(6) & & & & & & & & & & & & & & & & & & &$	V <sub>CM</sub>	Operating common-mode input voltage	(AINP + AINN) / 2 to AGND	-0.16		AVDD – 2.1	V
$\begin{array}{c c c c c c c c } \hline C_{NO} & Single-ended input capacitance & AINN = AGND & 2 & pF \\ \hline C_{NO} & Differential input capacitance & AINP = AGND, I_{IB} = I_{BP} + I_{BN} & -82 & -60 & -48 & \muA \\ \hline I_B & Input bias current & AINP = AGND, I_{B} = I_{BP} + I_{BN} & -82 & -60 & -48 & \muA \\ \hline R_{NO} & Differential input resistance & AINN = AGND & 22 & KQ \\ \hline R_{NO} & Input offset current & 22 & KQ \\ \hline I_G & Input offset current & 50 & 100 & KV/\mus \\ \hline C_{MITI & Common-mode transient immunity & AGND & HZ, N_M = V_{OM} = V_{M} =$	V <sub>CMov</sub>	Common-mode overvoltage detection level <sup>(2)</sup>	(AINP + AINN) / 2 to AGND	AVDD – 2			V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	C <sub>IN</sub>	Single-ended input capacitance	AINN = AGND		2		pF
$      I_{B}  Input bias current \\ I_{B}  Input bias current \\ Single-ended input resistance \\ AINN = AGND, I_{B} = I_{BP} + I_{BN} \\ Single-ended input resistance \\ AINN = AGND \\ AINN = AGND \\ AINN = AGND \\ Input differential input resistance \\ I_{O}  Input offset current \\ Common-mode transient immunity \\ CMTI Common-mode transient immunity \\ CMTI Common-mode rejection ratio \\ AINP = AINN, f_{N} = 0 Hz, \\ V_{CM min} \leq V_{N} \leq V_{CM max} \\ POR - POS \\ POS \\$	CIND	Differential input capacitance			1		pF
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	I <sub>IB</sub>	Input bias current	$AINP = AINN = AGND, I_{IB} = I_{IBP} + I_{IBN}$	-82	-60	-48	μA
$\begin{array}{c c c c c c c c } \hline R_{NO} & Differential input resistance & & & & & & & & & & & & & & & & & & &$	R <sub>IN</sub>	Single-ended input resistance	AINN = AGND		19		kΩ
$ \begin{array}{c c c c c c c } \hline Input offset current & & & & & & & & & & & & & & & & & & &$	R <sub>IND</sub>	Differential input resistance			22		kΩ
$ \begin{array}{c c} \mbox{CMTI} & \mbox{Common-mode transient immunity} & \mbox{S0} & \mbox{IOO} & \mbox{kV/\mus} \\ \mbox{CMRR} & \mbox{Common-mode rejection ratio} & \mbox{AINP = AINN, f_N = 0 Hz, V_{CM max} & -95 \\ \hline \mbox{VCM min $ $V_{IN}$ $V_{CM max} & \mbox{OLM max} & -95 \\ \hline \mbox{AINP = AINN, f_N TO 0.1 Hz to 50 kHz, V_{CM max} & 900 & \mbox{kHz} \\ \hline \mbox{CM min $ $V_{IN}$ $V_{CM max} & \mbox{OLM max} & 900 & \mbox{kHz} \\ \hline \mbox{CM mode th}^{(3)} & \mbox{900} & \mbox{kHz} \\ \hline \mbox{DC ACCURACY} & & \mbox{900} & \mbox{cM max} & \mbox{900} & \mbox{kHz} \\ \hline \mbox{DC ACCURACY} & & \mbox{900} & \mbox{cM max} & \mbox{6M max} & \mb$	I <sub>IO</sub>	Input offset current			±5		nA
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	CMTI	Common-mode transient immunity		50	100		kV/μs
$ \begin{array}{ c c c c c } \hline \mbox{CMRR} & \mbox{CMRR} & \mbox{CMMRA} & \mbox{AlNP = AINN, f_{IN} from 0.1 Hz to 50 kHz, V_{CM max}} & \mbox{Jest of V_{CM max}} & Jest of V_$	CMDD	Common mode rejection ratio			-95		٩D
$\begin{array}{ c c c c } \hline BW & Input bandwidth^{(3)} & Input bandwidth^{(3)} & Iht Hz \\ \hline DC ACCURACY \\ \hline DC ACCURACY \\ \hline DNL & Differential nonlinearity & Resolution: 16 bits & -0.99 & 0.99 \\ INL & Integral nonlinearity^{(4)} & Resolution: 16 bits & -4 & \pm1 & 4 & LSB \\ \hline Do & Offset error & Initial, at 25°C, AINP = AINN = AGND & -100 & \pm4.5 & 100 & \muV \\ \hline CC_0 & Offset error thermal drift^{(5)} & Initial, at 25°C, AINP = AINN = AGND & -100 & \pm4.5 & 100 & \muV \\ \hline CC_0 & Gain error thermal drift^{(5)} & Initial, at 25°C & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & Gain error thermal drift^{(6)} & Initial, at 25°C & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.005\% & 0.2\% & \ \hline CC_0 & -0.2\% & \pm0.0\% & \ \hline CC_0 & -0.2\% & \ \hline CC_0 & -0.2\% & \pm0.0\% & \ \hline CC_0 & -0.2\% & \ \hline CC_0 & -0.2\% & \pm0.0\% & \ \hline CC_0 & -0.2\% & \pm0.0\% & \ \hline CC_0 & -0.2\% & \ $	CMRR	Common-mode rejection ratio			-95		αB
$ \begin{array}{ c c c c } \hline \text{DC ACCV} \\ \hline \text{DNL} & \text{Differential nonlinearity} & \text{Resolution: 16 bits} & -0.99 & 0.99 & \text{LSB} \\ \hline \text{INL} & \text{Integral nonlinearity}^{(4)} & \text{Resolution: 16 bits} & -4 & \pm 1 & 4 & \text{LSB} \\ \hline \text{E}_0 & \text{Offset error} & \text{Initial, at 25°C, AINP = AINN = AGND} & -100 & \pm 4.5 & 100 & \mu^{V} \\ \hline \text{TCE}_0 & \text{Offset error thermal drift}^{(5)} & & & & & & & & & & & & & & & & & & &$	BW	Input bandwidth <sup>(3)</sup>			900		kHz
$ \begin{array}{ c c c c } \hline Differential nonlinearity & Resolution: 16 bits & -0.99 & 0.99 & LSB \\ \hline INL & Integral nonlinearity (4) & Resolution: 16 bits & -4 & \pm 1 & 4 & LSB \\ \hline INL & Integral nonlinearity (4) & Resolution: 16 bits & -4 & \pm 1 & 4 & LSB \\ \hline IO & Offset error & Initial, at 25°C, AINP = AINN = AGND & -100 & \pm 4.5 & 100 & \muV \\ \hline TCE_0 & Gain error & Initial, at 25°C & -0.2% & \pm 0.05\% & 0.2\% & $	DC ACC	URACY					
$\begin{array}{ c c c c } Integral nonlinearity $^{(4)}$ Resolution: 16 bits $-4$ $\pm1$ $\pm1$ $\pm1$ $\pm1$ $\pm1$ $\pm1$ $\pm1$ $\pm$	DNL	Differential nonlinearity	Resolution: 16 bits	-0.99		0.99	LSB
$ \begin{array}{c c c c c c } \hline E_{0} & Offset error & Initial, at 25°C, AINP = AINN = AGND & -100 & \pm 4.5 & 100 & \muV \\ \hline TCE_{0} & Offset error thermal drift^{(5)} & I & \muV'^{\circ}C \\ \hline E_{G} & Gain error & Initial, at 25°C & -0.2\% & \pm 0.05\% & 0.2\% \\ \hline TCE_{G} & Gain error thermal drift^{(6)} & -40 & \pm 20 & 40 & ppm/^{\circ}C \\ \hline TCE_{G} & Gain error thermal drift^{(6)} & & -40 & \pm 20 & 40 & ppm/^{\circ}C \\ \hline PSRR & Power-supply rejection ratio & AINP = AINN = AGND, \\ 3.0 \lor A VDD \le 5.5 \lor, at dc & -103 & -103 & -103 & ABN & AGND, \\ 3.0 \lor A VDD \le 5.5 \lor, at dc & -103 & -10$	INL	Integral nonlinearity <sup>(4)</sup>	Resolution: 16 bits	-4	±1	4	LSB
$ \begin{array}{c c c c c c } \hline TCE_{o} & Offset error thermal drift^{(5)} & Initial, at 25°C & -1 & \pm 0.15 & 1 & \mu V/°C \\ \hline E_{G} & Gain error thermal drift^{(5)} & Initial, at 25°C & -0.2% & \pm 0.05\% & 0.2\% &$	Eo	Offset error	Initial, at 25°C, AINP = AINN = AGND	-100	±4.5	100	μV
$\begin{tabular}{ c c c c c } \hline E_G & Gain error & Initial, at 25°C & -0.2\% & \pm0.005\% & 0.2\% \\ \hline TCE_G & Gain error thermal drift^{(6)} & -40 & \pm20 & 40 & ppm/°C \\ \hline TCE_G & Gain error thermal drift^{(6)} & -40 & \pm20 & 40 & ppm/°C \\ \hline PSRR & Power-supply rejection ratio & $$AINP = AINN = AGND,$$$$.0 V $$ AVDD $$5.5 V, at dc & -103 & -103 & $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$	TCEO	Offset error thermal drift <sup>(5)</sup>		-1	±0.15	1	µV/°C
$\begin{tabular}{ c c c c c c } \hline TCE_G & Gain error thermal drift^{(6)} & & & & & & & & & & & & & & & & & & &$	E <sub>G</sub>	Gain error	Initial, at 25°C	-0.2%	±0.005%	0.2%	
$ \begin{array}{ c c c c c } \hline PSRR & Power-supply rejection ratio & \hline AINP = AINN = AGND, \\ 3.0 \lor 4 VDD \le 5.5 \lor, at dc & -103 & \\ \hline AINP = AINN = AGND, \\ 3.0 \lor 4 VDD \le 5.5 \lor, at dc & -92 & \\ \hline AINP = AINN = AGND, \\ 3.0 \lor 4 VDD \le 5.5 \lor, at dc & -92 & \\ \hline AC ACCURACY & & \\ \hline AC ACCURACY & & \\ \hline SNR & Signal-to-noise ratio & f_{IN} = 1 kHz & 82 & 86 & dB \\ \hline SINAD & Signal-to-noise + distortion & f_{IN} = 1 kHz & 81.9 & 85.7 & dB \\ \hline THD & Total harmonic distortion & f_{IN} = 1 kHz & 61.9 & -98 & -86 \\ \hline 3.0 \lor 4 VDD \le 5.5 \lor, \\ 5 MHz \le f_{CLKIN} \le 21 MHz, f_{IN} = 1 kHz & -98 & -86 \\ \hline 3.0 \lor 4 VDD \le 3.6 \lor, \\ 5 MHz \le f_{CLKIN} \le 20 MHz, f_{IN} = 1 kHz & -93 & -85 \\ \hline SFDR & Spurious-free dynamic range & f_{IN} = 1 kHz & 83 & 100 & dB \\ \hline \end{array}$	TCE <sub>G</sub>	Gain error thermal drift <sup>(6)</sup>		-40	±20	40	ppm/°C
$ \begin{array}{ c c c c } \hline PSRR & Power-supply rejection ratio & AINP = AINN = AGND, \\ 3.0 \lor 4 VDD \le 5.5 \lor, \\ 10 \ kHz, 100 \ mV \ ripple & -92 & -92 & \\ \hline \hline AC \ ACCURACY \\ \hline \hline AC \ ACCURACY \\ \hline SNR & Signal-to-noise ratio & f_{IN} = 1 \ kHz & 82 & 86 & dB \\ \hline SINAD & Signal-to-noise + distortion & f_{IN} = 1 \ kHz & 81.9 & 85.7 & dB \\ \hline \hline THD & Total \ harmonic \ distortion & f_{IN} \le 1 \ kHz & 21 \ MHz, \ f_{IN} = 1 \ kHz & -98 & -86 \\ \hline & 5 \ MHz \le f_{CLKIN} \le 21 \ MHz, \ f_{IN} = 1 \ kHz & -93 & -85 \\ \hline & 3.0 \ \lor 4 \ VDD \le 3.6 \ \lor, \\ \hline & 5 \ MHz \le f_{CLKIN} \le 20 \ MHz, \ f_{IN} = 1 \ kHz & 83 & 100 & dB \\ \hline \end{array} $			AINP = AINN = AGND, 3.0 V $\leq$ AVDD $\leq$ 5.5 V, at dc		-103		
$\begin{tabular}{ c c c c } \hline AC \mbox{ACCY} \hline \hline SNR & Signal-to-noise ratio & f_{IN} = 1 \mbox{ kHz} & 82 & 86 & dB \\ \hline SINAD & Signal-to-noise + distortion & f_{IN} = 1 \mbox{ kHz} & 81.9 & 85.7 & dB \\ \hline SINAD & Total harmonic distortion & \frac{4.5 \mbox{ V} \le AVDD \le 5.5 \mbox{ V}, \\ 5 \mbox{ MHz} \le f_{CLKIN} \le 21 \mbox{ MHz}, f_{IN} = 1 \mbox{ kHz} & -98 & -86 \\ \hline 3.0 \mbox{ V} \le AVDD \le 3.6 \mbox{ V}, \\ 5 \mbox{ MHz} \le f_{CLKIN} \le 20 \mbox{ MHz}, f_{IN} = 1 \mbox{ kHz} & -93 & -85 \\ \hline SFDR & Spurious-free dynamic range & f_{IN} = 1 \mbox{ kHz} & 83 & 100 & dB \\ \hline \end{tabular}$	PSRR	Power-supply rejection ratio			-92		dB
$ \begin{array}{ c c c c c } \hline SNR & Signal-to-noise ratio & f_{IN} = 1 \ \text{kHz} & 82 & 86 & \text{dB} \\ \hline SINAD & Signal-to-noise + distortion & f_{IN} = 1 \ \text{kHz} & 81.9 & 85.7 & \text{dB} \\ \hline \\ \hline THD & Total harmonic distortion & \frac{4.5 \ \text{V} \le \text{AVDD} \le 5.5 \ \text{V}, \\ 5 \ \text{MHz} \le f_{\text{CLKIN}} \le 21 \ \text{MHz}, \ f_{IN} = 1 \ \text{kHz} & -98 & -86 \\ \hline \\ \hline \\ \hline \\ \hline \\ SFDR & Spurious-free dynamic range & f_{IN} = 1 \ \text{kHz} & 83 & 100 & \text{dB} \\ \hline \end{array} $	AC ACC	URACY					
$ \begin{array}{ c c c c c } \hline SINAD & Signal-to-noise + distortion & f_{IN} = 1 \ kHz & 81.9 & 85.7 & dB \\ \hline \\ THD & Total harmonic distortion &  &                                $	SNR	Signal-to-noise ratio	f <sub>IN</sub> = 1 kHz	82	86		dB
$\begin{tabular}{ c c c c c c c } \hline ThD & Intermediate I$	SINAD	Signal-to-noise + distortion	f <sub>IN</sub> = 1 kHz	81.9	85.7		dB
Index intermediation $3.0 \lor \le AVDD \le 3.6 \lor$ , $5 \space Hz \le f_{CLKIN} \le 20 \space Hz$ , $f_{IN} = 1 \space Hz$ $-93$ $-93$ $-85$ SFDRSpurious-free dynamic range $f_{IN} = 1 \space HZ$ 83100dB	тир	Total harmonic distortion	$4.5 \text{ V} \le \text{AVDD} \le 5.5 \text{ V},$ $5 \text{ MHz} \le f_{\text{CLKIN}} \le 21 \text{ MHz}, f_{\text{IN}} = 1 \text{ kHz}$		-98	-86	dD
SFDRSpurious-free dynamic range $f_{IN} = 1 \text{ kHz}$ 83100dB	שחו		$3.0 \text{ V} \le \text{AVDD} \le 3.6 \text{ V},$ $5 \text{ MHz} \le f_{\text{CLKIN}} \le 20 \text{ MHz}, f_{\text{IN}} = 1 \text{ kHz}$		-93	-85	uD
	SFDR	Spurious-free dynamic range	f <sub>IN</sub> = 1 kHz	83	100		dB

(1) Steady-state voltage supported by the device in case of a system failure; see the specified common-mode input voltage V<sub>CM</sub> for normal operation. Adhere to the analog input voltage range as specified in the *Absolute Maximum Ratings* table.

(2) The common-mode overvoltage detection level has a typical hysteresis of 90 mV.

(3) This parameter is the –3-dB, second-order, roll-off frequency of the integrated differential input amplifier to consider for antialiasing filter designs.

(5) Offset error drift is calculated using the box method, as described by the following equation:  

$$TCE_o = \frac{Teuro_{MAX}}{TempRange}$$
(5)  $TempRange$ 

(6) Gain error drift is calculated using the box method, as described by the following equation:  $\frac{TCE_{g}(ppm) = \left(\frac{value_{MAX} - value_{MIX}}{value \times TempRange}\right) \times 10^{6}$ 



### Electrical Characteristics: AMC1306x25 (continued)

minimum and maximum specifications apply from  $T_A = -40^{\circ}$ C to +125°C, AVDD = 3.0 V to 5.5 V, DVDD = 2.7 V to 5.5 V, AINP = -250 mV to 250 mV, AINN = AGND, and sinc<sup>3</sup> filter with OSR = 256 (unless otherwise noted); typical specifications are at  $T_A = 25^{\circ}$ C, CLKIN = 20 MHz, AVDD = 5 V, and DVDD = 3.3 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DIGITA	L INPUTS/OUTPUTS						
CMOS	Logic with Schmitt-trigger						
I <sub>IN</sub>	Input current	$DGND \le V_{IN} \le DVDD$	0		7	μΑ	
CIN	Input capacitance			4		pF	
VIH	High-level input voltage		0.7 × DVDD	D	VDD + 0.3	V	
V <sub>IL</sub>	Low-level input voltage		-0.3	0.3	3 × DVDD	V	
$C_{LOAD}$	Output load capacitance	$f_{CLKIN} = 20 \text{ MHz}$		30		pF	
V		I <sub>OH</sub> = -20 μA	DVDD - 0.1			M	
∨он	High-level output voltage	$I_{OH} = -4 \text{ mA}$	DVDD - 0.4			v	
V	V <sub>OL</sub> Low-level output voltage	I <sub>OL</sub> = 20 μA			0.1	V	
VOL		$I_{OL} = 4 \text{ mA}$			0.4	v	
POWER	R SUPPLY						
AVDD	High-side supply voltage		3.0	5.0	5.5	V	
	High side supply surrent	$3.0 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$		6.3	8.5	m۸	
AVDD	High-side supply current	$4.5 \text{ V} \leq \text{AVDD} \leq 5.5 \text{ V}$		7.2	9.8	IIIA	
DVDD	Controller-side supply voltage		2.7	3.3	5.5	V	
		$\begin{array}{l} \mbox{AMC1306Ex, 2.7 V \leq DVDD \leq 3.6 V,} \\ \mbox{C}_{LOAD} = 15 \mbox{ pF} \end{array}$		4.1	5.5		
	Controller-side supply current	$\begin{array}{l} \mbox{AMC1306Mx, 2.7 V \leq DVDD \leq 3.6 V,} \\ \mbox{C}_{\mbox{LOAD}} = 15 \mbox{ pF} \end{array}$		3.3	4.8	4	
IDVDD		$\begin{array}{l} \mbox{AMC1306Ex, 4.5 V \leq DVDD \leq 5.5 V,} \\ \mbox{C}_{LOAD} = 15 \mbox{ pF} \end{array}$		5.0	6.9	mА	
		AMC1306Mx, 4.5 V $\leq$ DVDD $\leq$ 5.5 V, C <sub>LOAD</sub> = 15 pF		3.9	6.0		

JAJSCZ5C-MARCH 2017-REVISED JANAURY 2020

### 7.11 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
1		4.5 V ≤ AVDD ≤ 5.5 V	5		21		
ICLKIN	CLKIN Clock frequency	3.0 V ≤ AVDD ≤ 5.5 V	5		20	IVIHZ	
		4.5 V $\leq$ AVDD $\leq$ 5.5 V			200		
CLKIN	CERIN CIOCK period	3.0 V ≤ AVDD ≤ 5.5 V	50		200	ns	
t <sub>HIGH</sub>	CLKIN clock high time		20	25	120	ns	
t <sub>LOW</sub>	CLKIN clock low time		20	25	120	ns	
t <sub>H</sub>	DOUT hold time after rising edge of CLKIN	$AMC1306Mx^{(1)},$ $C_{LOAD} = 15 \text{ pF}$	3.5			ns	
t <sub>D</sub>	Rising edge of CLKIN to DOUT valid delay	AMC1306Mx <sup>(1)</sup> , C <sub>LOAD</sub> = 15 pF			15	ns	
		10% to 90%, 2.7 V $\leq$ DVDD $\leq$ 3.6 V, C <sub>LOAD</sub> = 15 pF		0.8	3.5	20	
۲	DOUT ise time	10% to 90%, 4.5 V $\leq$ DVDD $\leq$ 5.5 V, C <sub>LOAD</sub> = 15 pF		1.8	3.9	ns	
		90% to 10%, 2.7 V $\leq$ DVDD $\leq$ 3.6 V, C <sub>LOAD</sub> = 15 pF		0.8	3.5	2	
t <sub>f</sub>		90% to 10%, 4.5 V $\leq$ DVDD $\leq$ 5.5 V, C <sub>LOAD</sub> = 15 pF		1.8	3.9	ns	
t <sub>ISTART</sub>	Interface startup time	DVDD at 2.7 V (min) to DOUT valid with AVDD $\ge$ 3.0 V	32		32	CLKIN cycles	
t <sub>ASTART</sub>	Analog startup time	AVDD step to 3.0 V with DVDD $\ge$ 2.7 V, 0.1% settling		0.5		ms	

(1) The output of the Manchester encoded versions of the AMC1306Ex can change with every edge of CLKIN with a typical delay of 6 ns; see the *Manchester Coding Feature* section for additional details.



Figure 1. Digital Interface Timing





www.ti.com



#### 7.12 Insulation Characteristics Curves





### 7.13 Typical Characteristics

at AVDD = 5 V, DVDD = 3.3 V, AINP = -50 mV to 50 mV (AMC1306x05) or -250 mV to 250 mV (AMC1306x25), AINN = AGND,  $f_{CLKIN} = 20 \text{ MHz}$ , and sinc<sup>3</sup> filter with OSR = 256 (unless otherwise noted)





### **Typical Characteristics (continued)**

at AVDD = 5 V, DVDD = 3.3 V, AINP = -50 mV to 50 mV (AMC1306x05) or -250 mV to 250 mV (AMC1306x25), AINN = AGND, f<sub>CLKIN</sub> = 20 MHz, and sinc<sup>3</sup> filter with OSR = 256 (unless otherwise noted)





### **Typical Characteristics (continued)**

at AVDD = 5 V, DVDD = 3.3 V, AINP = -50 mV to 50 mV (AMC1306x05) or -250 mV to 250 mV (AMC1306x25), AINN = AGND, f<sub>CLKIN</sub> = 20 MHz, and sinc<sup>3</sup> filter with OSR = 256 (unless otherwise noted)





#### **Typical Characteristics (continued)**







### **Typical Characteristics (continued)**





#### **Typical Characteristics (continued)**







### **Typical Characteristics (continued)**



at AVDD = 5 V, DVDD = 3.3 V, AINP = -50 mV to 50 mV (AMC1306x05) or -250 mV to 250 mV (AMC1306x25), AINN = AGND, f<sub>CLKIN</sub> = 20 MHz, and sinc<sup>3</sup> filter with OSR = 256 (unless otherwise noted)



#### AMC1306E05, AMC1306E25, AMC1306M05, AMC1306M25 JAJSCZ5C - MARCH 2017 - REVISED JANAURY 2020

#### www.ti.com

### 8 Detailed Description

#### 8.1 Overview

The differential analog input (comprised of input signals AINP and AINN) of the AMC1306 is a fully-differential amplifier feeding the switched-capacitor input of a second-order, delta-sigma ( $\Delta\Sigma$ ) modulator stage that digitizes the input signal into a 1-bit output stream. The isolated data output DOUT of the converter provides a stream of digital ones and zeros that is synchronous to the externally-provided clock source at the CLKIN pin with a frequency in the range of 5 MHz to 21 MHz. The time average of this serial bitstream output is proportional to the analog input voltage.

The *Functional Block Diagram* section shows a detailed block diagram of the AMC1306. The analog input range is tailored to directly accommodate a voltage drop across a shunt resistor used for current sensing. The silicondioxide (SiO<sub>2</sub>) based capacitive isolation barrier supports a high level of magnetic field immunity as described in the *ISO72x Digital Isolator Magnetic-Field Immunity* application report, available for download at www.ti.com. The external clock input simplifies the synchronization of multiple current-sensing channels on the system level. The extended frequency range of up to 21 MHz supports higher performance levels compared to the other solutions available on the market.

#### 8.2 Functional Block Diagram



0

#### 8.3 Feature Description

#### 8.3.1 Analog Input

The AMC1306 incorporates front-end circuitry that contains a differential amplifier and a sampling stage, followed by a  $\Delta\Sigma$  modulator. The gain of the differential amplifier is set by internal precision resistors to a factor of 4 for devices with a specified input voltage range of ±250 mV (this value is for the AMC1306x25), or to a factor of 20 in devices with a ±50-mV input voltage range (for the AMC1306x05), resulting in a differential input impedance of 4.9 k $\Omega$  (for the AMC1306x05) or 22 k $\Omega$  (for the AMC1306x25). For reduced offset and offset drift, the differential amplifier is chopper-stabilized with the switching frequency set at f<sub>CLKIN</sub> / 32. The switching frequency generates a spur as shown in Figure 47.



 $sinc^3$  filter, OSR = 2,  $f_{CLKIN}$  = 20 MHz,  $f_{IN}$  = 1 kHz

Figure 47. Quantization Noise Shaping

Consider the input impedance of the AMC1306 in designs with high-impedance signal sources that can cause degradation of gain and offset specifications. The importance of this effect, however, depends on the desired system performance. Additionally, the input bias current caused by the internal common-mode voltage at the output of the differential amplifier is dependent on the actual amplitude of the input signal; see the *Isolated Voltage Sensing* section for more details on reducing these effects.

There are two restrictions on the analog input signals (AINP and AINN). First, if the input voltage exceeds the range AGND – 6 V to AVDD + 0.5 V, the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) diodes turn on. In addition, the linearity and noise performance of the device are ensured only when the differential analog input voltage remains within the specified linear full-scale range (FSR), that is  $\pm 250$  mV (for the AMC1306x25) or  $\pm 50$  mV (for the AMC1306x05), and within the specified input common-mode range.





#### Feature Description (continued)

#### 8.3.2 Modulator

The modulator implemented in the AMC1306 is a second-order, switched-capacitor, feed-forward  $\Delta\Sigma$  modulator, such as the one conceptualized in Figure 48. The analog input voltage V<sub>IN</sub> and the output V<sub>5</sub> of the 1-bit digital-to-analog converter (DAC) are differentiated, providing an analog voltage V<sub>1</sub> at the input of the first integrator stage. The output of the first integrator feeds the input of the second integrator stage, resulting in output voltage V<sub>3</sub> that is differentiated with the input signal V<sub>IN</sub> and the output of the first integrator V<sub>2</sub>. Depending on the polarity of the resulting voltage V<sub>4</sub>, the output of the comparator is changed. In this case, the 1-bit DAC responds on the next clock pulse by changing the associated analog output voltage V<sub>5</sub>, causing the integrators to progress in the opposite direction and forcing the value of the integrator output to track the average value of the input.



Figure 48. Block Diagram of a Second-Order Modulator

The modulator shifts the quantization noise to high frequencies, as shown in Figure 48. Therefore, use a lowpass digital filter at the output of the device to increase the overall performance. This filter is also used to convert from the 1-bit data stream at a high sampling rate into a higher-bit data word at a lower rate (decimation). TI's microcontroller families TMS320F2807x and TMS320F2837x offer a suitable programmable, hardwired filter structure termed a *sigma-delta filter module* (SDFM) optimized for usage with the AMC1306 family. Also, SD24\_B converters on the MSP430F677x microcontrollers offer a path to directly access the integrated sincfilters for a simple system-level solution for multichannel, isolated current sensing. An additional option is to use a suitable application-specific device, such as the AMC1210 (a four-channel digital sinc-filter). Alternatively, a fieldprogrammable gate array (FPGA) can be used to implement the filter.



#### Feature Description (continued)

#### 8.3.3 Isolation Channel Signal Transmission

The AMC1306 device uses an on-off keying (OOK) modulation scheme to transmit the modulator output bitstream across the capacitive SiO<sub>2</sub>-based isolation barrier. The transmitter modulates the bitstream at TX IN in Figure 49 with an internally-generated, 480-MHz carrier across the isolation barrier to represent a digital *one* and sends a *no signal* to represent the digital *zero*. The receiver demodulates the signal after advanced signal conditioning and produces the output. The symmetrical design of each isolation channel improves the CMTI performance and reduces the radiated emissions caused by the high-frequency carrier. The block diagram of an isolation channel integrated in the AMC1306 is shown in Figure 49.



Figure 49. Block Diagram of an Isolation Channel

Figure 50 shows the concept of the on-off keying scheme.



Figure 50. OOK-Based Modulation Scheme



#### Feature Description (continued)

#### 8.3.4 Digital Output

A differential input signal of 0 V ideally produces a stream of ones and zeros that are high 50% of the time. A differential input of 250 mV (for the AMC1306x25) or 50 mV (for the AMC1306x05) produces a stream of ones and zeros that are high 89.06% of the time. With 16 bits of resolution, that percentage ideally corresponds to the code 58368. A differential input of -250 mV (-50 mV for the AMC1306x05) produces a stream of ones and zeros that are high 10.94% of the time and ideally results in code 7168 with 16-bit resolution. These input voltages are also the specified linear ranges of the different AMC1306 versions with performance as specified in this document. If the input voltage value exceeds these ranges, the output of the modulator shows nonlinear behavior when the quantization noise increases. The output of the MMC1306x05) or with a stream of only zeros with an input greater than or equal to -320 mV (-64 mV for the AMC1306x05). In this case, however, the AMC1306 generates a single 1 (if the input is at negative full-scale) or 0 every 128 clock cycles to indicate proper device function (see the *Fail-Safe Output* section for more details). The input voltage versus the output modulator signal is shown in Figure 51.





The density of ones in the output bitstream for any input voltage value (with the exception of a full-scale input signal, as described in the *Output Behavior in Case of a Full-Scale Input* section) can be calculated using Equation 1:

$$\frac{V_{IN} + V_{Clipping}}{2 \times V_{Clipping}}$$
(1)

The AMC1306 system clock is provided externally at the CLKIN pin. For more details, see the *Switching Characteristics* table and the *Manchester Coding Feature* section.

#### 8.3.5 Manchester Coding Feature

The AMC1306Ex offers the IEEE 802.3-compliant Manchester coding feature that generates at least one transition per bit to support clock signal recovery from the bitstream. A Manchester coded bitstream is free of dc components. The Manchester coding combines the clock and data information using exclusive or (XOR) logical operation and results in a bitstream as shown in Figure 52. The duty cycle of the Manchester encoded bitstream depends on the duty cycle of the input clock CLKIN.



#### TEXAS INSTRUMENTS

#### 8.4 Device Functional Modes

#### 8.4.1 Fail-Safe Output

In the case of a missing high-side supply voltage AVDD, the output of a  $\Delta\Sigma$  modulator is not defined and can cause a system malfunction. In systems with high safety requirements, this behavior is not acceptable. Therefore, the AMC1306 implements a fail-safe output function that ensures that the output DOUT of the device offers a steady-state bitstream of logic 0's in case of a missing AVDD, as shown in Figure 53.

Additionally, if the common-mode voltage of the input reaches or exceeds the specified common-mode overvoltage detection level  $V_{CMov}$  as defined in the *Electrical Characteristics* table, the AMC1306 offers a steady-state bitstream of logic 1's at the output DOUT, as also shown in Figure 53.



Figure 53. Fail-Safe Output of the AMC1306

#### 8.4.2 Output Behavior in Case of a Full-Scale Input

If a full-scale input signal is applied to the AMC1306 (that is,  $V_{IN} \ge V_{Clipping}$ ), the device generates a single one or zero every 128 bits at DOUT, depending on the actual polarity of the signal being sensed, as shown in Figure 54. In this way, differentiating between a missing AVDD and a full-scale input signal is possible on the system level.



Figure 54. Overrange Output of the AMC1306



#### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

#### 9.1.1 Digital Filter Usage

The modulator generates a bitstream that is processed by a digital filter to obtain a digital word similar to a conversion result of a conventional analog-to-digital converter (ADC). A very simple filter, built with minimal effort and hardware, is a sinc<sup>3</sup>-type filter, as shown in Equation 2:

$$H(z) = \left(\frac{1 - z^{-OSR}}{1 - z^{-1}}\right)^3$$

(2)

(3)

This filter provides the best output performance at the lowest hardware size (count of digital gates) for a secondorder modulator. All the characterization in this document is also done with a sinc<sup>3</sup> filter with an oversampling ratio (OSR) of 256 and an output word width of 16 bits.

The effective number of bits (ENOB) is often used to compare the performance of ADCs and  $\Delta\Sigma$  modulators. Figure 55 shows the ENOB of the AMC1306 with different oversampling ratios. In this document, this number is calculated from the SINAD by using Equation 3:





Figure 55. Measured Effective Number of Bits versus Oversampling Ratio

An example code for implementing a sinc<sup>3</sup> filter in an FPGA is discussed in the *Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications* application note, available for download at www.ti.com.



#### 9.2 Typical Applications

#### 9.2.1 Frequency Inverter Application

Isolated  $\Delta\Sigma$  modulators are being widely used in frequency inverter designs because of their high ac and dc performance. Frequency inverters are critical parts of industrial motor drives, photovoltaic inverters (string and central inverters), uninterruptible power supplies (UPS), electrical and hybrid electrical vehicles, and other industrial applications.

Figure 56 shows a simplified schematics of the AMC1306Mx in a typical frequency inverter application as used in industrial motor drives with shunt resistors (R<sub>SHUNT</sub>) used for current sensing. Depending on the system design, either all three or only two motor phase currents are sensed.

The Manchester coded bitstream output of the AMC1306Ex minimizes the wiring efforts of the connection between the power board and the control board; see Figure 57. This bitstream output also allows the clock to be generated locally on the power board without the having to adjust the propagation delay time of each DOUT connection to fulfill the setup and hold time requirements of the microcontroller.

In both examples, an additional fourth AMC1306 is used to support isolated voltage sensing of the dc link. This high voltage is reduced using a high-impedance resistive divider and is sensed by the device across a smaller resistor. The value of this resistor can degrade the performance of the measurement, as described in the *Isolated Voltage Sensing* section.



Figure 56. The AMC1306Mx in a Frequency Inverter Application



**Typical Applications (continued)** 



Figure 57. The AMC1306Ex in a Frequency Inverter Application

### 9.2.1.1 Design Requirements

Table 1 lists the parameters for the typical application in the *Frequency Inverter Application* section.

#### **Table 1. Design Requirements**

PARAMETER	VALUE
High-side supply voltage	3.3 V or 5 V
Low-side supply voltage	3.3 V or 5 V
Voltage drop across the shunt for a linear response	±250 mV (maximum)

#### 9.2.1.2 Detailed Design Procedure

The high-side power supply (AVDD) for the AMC1306 device is derived from the power supply of the upper gate driver. Further details are provided in the *Power Supply Recommendations* section.

The floating ground reference (AGND) is derived from one of the ends of the shunt resistor that is connected to the negative input of the AMC1306 (AINN). If a four-pin shunt is used, the inputs of the device are connected to the inner leads and AGND is connected to one of the outer shunt leads.

Use Ohm's Law to calculate the voltage drop across the shunt resistor ( $V_{SHUNT}$ ) for the desired measured current:  $V_{SHUNT} = I \times R_{SHUNT}$ .

Consider the following two restrictions to choose the proper value of the shunt resistor R<sub>SHUNT</sub>:

- The voltage drop caused by the nominal current range must not exceed the recommended differential input voltage range: V<sub>SHUNT</sub> ≤ ±250 mV
- The voltage drop caused by the maximum allowed overcurrent must not exceed the input voltage that causes a clipping output: |V<sub>SHUNT</sub>| ≤ |V<sub>Clipping</sub>|

The typically recommended RC filter in front of a  $\Delta\Sigma$  modulator to improve signal-to-noise performance of the signal path is not required for the AMC1306. By design, the input bandwidth of the analog front-end of the device is limited as specified in the *Electrical Characteristics* table.

For modulator output bitstream filtering, a device from TI's TMS320F2807x family of low-cost microcontrollers (MCUs) or TMS320F2837x family of dual-core MCUs is recommended. These families support up to eight channels of dedicated hardwired filter structures that significantly simplify system level design by offering two filtering paths per channel: one providing high accuracy results for the control loop and one fast response path for overcurrent detection.

#### 9.2.1.3 Application Curve

In motor control applications, a very fast response time for overcurrent detection is required. The time for fully settling the filter in case of a step-signal at the input of the modulator depends on the filter order; that is, a sinc<sup>3</sup> filter requires three data updates for full settling (with  $f_{DATA} = f_{CLK} / OSR$ ). Therefore, for overcurrent protection, filter types other than sinc<sup>3</sup> can be a better choice; an alternative is the sinc<sup>2</sup> filter. Figure 58 compares the settling times of different filter orders.

The delay time of the sinc filter with a continuous signal is half of the settling time.



Figure 58. Measured Effective Number of Bits versus Settling Time



#### 9.2.2 Isolated Voltage Sensing

The AMC1306 is optimized for usage in current-sensing applications using low-impedance shunts. However, the device can also be used in isolated voltage-sensing applications if the affect of the (usually higher) impedance of the resistor used in this case is considered.



Figure 59. Using the AMC1306 for Isolated Voltage Sensing

#### 9.2.2.1 Design Requirements

Figure 59 shows a simplified circuit typically used in high-voltage-sensing applications. The high impedance resistors (R1 and R2) are used as voltage dividers and dominate the current value definition. The resistance of the sensing resistor R3 is chosen to meet the input voltage range of the AMC1306. This resistor and the differential input impedance of the device (the AMC1306x25 is 22 k $\Omega$ , the AMC1306x05 is 4.9 k $\Omega$ ) also create a voltage divider that results in an additional gain error. With the assumption of R1, R2, and R<sub>IN</sub> having a considerably higher value than R3, the resulting total gain error can be estimated using Equation 4, with E<sub>G</sub> being the gain error of the AMC1306.

$$|\mathsf{E}_{\mathsf{Gtot}}| = |\mathsf{E}_{\mathsf{G}}| + \frac{\mathsf{R3}}{\mathsf{R}_{\mathsf{IN}}} \tag{4}$$

This gain error can be easily minimized during the initial system-level gain calibration procedure.

#### 9.2.2.2 Detailed Design Procedure

As indicated in Figure 59, the output of the integrated differential amplifier is internally biased to a common-mode voltage of 1.9 V. This voltage results in a bias current  $I_{IB}$  through the resistive network R4 and R5 (or R4' and R5') used for setting the gain of the amplifier. The value range of this current is specified in the *Electrical Characteristics* table. This bias current generates additional offset error that depends on the value of the resistor R3. The initial system offset calibration does not minimize this effect because the value of the bias current depends on the actual common-mode amplitude of the input signal (as illustrated in Figure 60). Therefore, in systems with high accuracy requirements, a series resistor R3 (that is, R3' = R3 in Figure 59) to eliminate the effect of the bias current.



(5)

www.ti.com

This additional series resistor (R3') influences the gain error of the circuit. The effect can be calculated using Equation 5 with R5 = R5' = 50 k $\Omega$  and R4 = R4' = 2.5 k $\Omega$  (for the AMC1306x05) or 12.5 k $\Omega$  (for the AMC1306x25).

$$E_{G}(\%) = \left(1 - \frac{R4}{R4' + R3'}\right) \times 100\%$$

#### 9.2.2.3 Application Curve

Figure 60 shows the dependency of the input bias current on the common-mode voltage at the input of the AMC1306.





#### 9.2.3 What To Do and What Not To Do

Do not leave the inputs of the AMC1306 unconnected (floating) when the device is powered up. If both modulator inputs are left floating, the input bias current drives these inputs to the output common-mode of the analog frontend of approximately 1.9 V. If that voltage is above the specified input common-mode range, the front gain diminishes and the modulator outputs a bitstream resembling a zero input differential voltage.



### 10 Power Supply Recommendations

In a typical frequency-inverter application, the high-side power supply (AVDD) for the device is directly derived from the floating power supply of the upper gate driver. For lowest system-level cost, a Zener diode can be used to limit the voltage to 5 V or 3.3 V ( $\pm$ 10%). Alternatively a low-cost low-drop regulator (LDO), for example the LM317-N, can be used to adjust the supply voltage level and minimize noise on the power-supply node. A low-ESR decoupling capacitor of 0.1  $\mu$ F is recommended for filtering this power-supply path. Place this capacitor (C2 in Figure 61) as close as possible to the AVDD pin of the AMC1306 for best performance. If better filtering is required, an additional 10- $\mu$ F capacitor can be used.

The floating ground reference (AGND) is derived from the end of the shunt resistor that is connected to the negative input (AINN) of the device. If a four-pin shunt is used, the device inputs are connected to the inner leads and AGND is connected to one of the outer leads of the shunt.

For decoupling of the digital power supply on the controller side, a 0.1- $\mu$ F capacitor is recommended to be placed as close to the DVDD pin of the AMC1306 as possible, followed by an additional capacitor in the range of 1  $\mu$ F to 10  $\mu$ F.



Figure 61. Decoupling the AMC1306

#### TEXAS INSTRUMENTS

#### 11 Layout

#### 11.1 Layout Guidelines

A layout recommendation showing the critical placement of the decoupling capacitors (as close as possible to the AMC1306) and placement of the other components required by the device is shown in Figure 62. For best performance, place the shunt resistor close to the AINP and AINN inputs of the AMC1306 and keep the layout of both connections symmetrical.

#### 11.2 Layout Example



- High-Side Area
- Controller-Side Area
- Via to Ground Plane Via to Supply Plane

#### Figure 62. Recommended Layout of the AMC1306x

www.tij.co.jp

## 12 デバイスおよびドキュメントのサポート

### 12.1 デバイス・サポート

#### 12.1.1 デバイスの項目表記

#### 12.1.1.1 絶縁の用語集

『絶縁の用語集』を参照してください。

#### 12.2 ドキュメントのサポート

#### 12.2.1 関連資料

関連資料については、以下を参照してください。

• 『AMC12102次デルタ-シグマ変調器用のクワッド・デジタル・フィルタ』

- 『MSP430F677x ポリフェーズ計量SoC』
- **『TMS320F2807x Piccolo™**マイクロコントローラ**』**
- 『TMS320F2837xD デュアルコアDelfino™マイクロコントローラ』
- 『ISO72x デジタル・アイソレータの磁場耐性』
- 『ADS1202とFPGAデジタル・フィルタとの組み合わせによるモータ制御アプリケーションでの電流測定』
- 『CDCLVC11xx 3.3Vおよび2.5V LVCMOS高性能クロック・バッファ・ファミリ』

### 12.3 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびご注文へのクイック・アクセスが含まれます。

製品	プロダクト・フォルダ	ご注文はこちら	技術資料	ツールとソフトウェア	サポートとコミュニティ
AMC1306E05	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
AMC1306E25	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
AMC1306M05	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
AMC1306M25	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック

#### 表 2. 関連リンク

### 12.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.5 コミュニティ・リソース

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 12.6 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.7 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感 であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。



www.tij.co.jp

#### 12.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスに ついて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もありま す。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	( )				-		(6)	(-)			
AMC1306E05DWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1306E05	Samples
AMC1306E05DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1306E05	Samples
AMC1306E25DWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1306E25	Samples
AMC1306E25DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1306E25	Samples
AMC1306M05DWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1306M05	Samples
AMC1306M05DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1306M05	Samples
AMC1306M25DWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1306M25	Samples
AMC1306M25DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1306M25	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

\*All dimensions are nominal

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC1306E05DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
AMC1306E25DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
AMC1306M05DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
AMC1306M25DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1



# PACKAGE MATERIALS INFORMATION

5-Dec-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC1306E05DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
AMC1306E25DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
AMC1306M05DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
AMC1306M25DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0

### TEXAS INSTRUMENTS

www.ti.com

5-Dec-2023

### TUBE



### - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
AMC1306E05DWV	DWV	SOIC	8	64	505.46	13.94	4826	6.6
AMC1306E25DWV	DWV	SOIC	8	64	505.46	13.94	4826	6.6
AMC1306M05DWV	DWV	SOIC	8	64	505.46	13.94	4826	6.6
AMC1306M25DWV	DWV	SOIC	8	64	505.46	13.94	4826	6.6

# DWV0008A



### SOIC - 2.8 mm max height

SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



# DWV0008A

# EXAMPLE BOARD LAYOUT

## SOIC - 2.8 mm max height

SOIC



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# EXAMPLE STENCIL DESIGN

# DWV0008A

# SOIC - 2.8 mm max height

SOIC



NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.

#### 重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated