





参考資料



CC3130 JAJSMK5B - MARCH 2020 - REVISED MAY 2021

CC3130 SimpleLink™ Wi-Fi® ワイヤレス・ネットワーク・プロセッサと、 アプリケーションの共存

1 特長

- Wi-Fi® とインターネット・プロトコルを統合
- BLE 無線との共存 (CC13x2/CC26x2)
- 豊富な loT セキュリティ機能により、確実なデータ保護
- バッテリ駆動アプリケーション用の低消費電力モード
- ネットワーク支援型ローミング
- 産業用温度範囲:-40℃~+85℃
- 転送可能な Wi-Fi Alliance® 認証
- Wi-Fi ネットワーク・プロセッサ・サブシステム
 - Wi-Fi コア
 - 802.11b/g/n 2.4GHz
 - モード:
 - アクセス・ポイント (AP)
 - 基地局 (STA)
 - Wi-Fi Direct®
 - セキュリティ:
 - WEP
 - WPA™/WPA2™ PSK
 - WPA2 エンタープライズ
 - WPA3™ パーソナル
 - WPA3™ エンタープライズ
 - インターネットおよびアプリケーション・プロトコル:
 - HTTPs サーバー、mDNS、DNS-SD、DHCP
 - IPv4 および IPv6 TCP/IP スタック
 - 16 の BSD ソケット (完全にセキュリティ保護さ れた TLS v1.2 および SSL 3.0)
 - パワー・マネージメント・サブシステム内蔵:
 - ・ 低消費電力プロファイルを構成可能 (常時、断 続的、タグ)
 - 高度な低消費電力モード
 - DC/DC レギュレータを内蔵
- マルチレイヤのセキュリティ機能:
 - 独立した実行環境
 - ネットワーク・セキュリティ
 - デバイス **ID** およびキー
 - ハードウェア・アクセラレータ暗号化エンジン (AES, DES, SHA/MD5, CRC)
 - ファイルシステムのセキュリティ(暗号化、認証、アク セス制御)
 - 初期セキュア・プログラミング
 - ソフトウェアの改ざん検出
 - 認証署名要求 (CSR)
 - デバイスごとに固有のキーのペア
- アプリケーションのスループット:
 - UDP:16Mbps、TCP:13Mbps

- ピーク:72Mbps
- パワー・マネージメント・サブシステム:
 - 電源電圧範囲の広い内蔵 DC/DC コンバータ:
 - VBAT 広電圧範囲モード:2.1V~3.6V
 - VIO は常に VBAT と連動
 - 高度な低消費電力モード:
 - シャットダウン: 1μA、ハイバネーション: 4μA
 - 低消費電力ディープ・スリープ (LPDS):120µA
 - アイドル接続時 (MCU が LPDS 時):710µA
 - RX トラフィック (MCU がアクティブ時):53mA
 - TXトラフィック (MCU がアクティブ時):223mA
- Wi-Fi TX 出力
 - 1DSSS で 18.0dBm
 - 540FDM で 14.5dBm
- Wi-Fi RX 感度
 - 1DSSS で -96dBm
 - 540FDM で -74.5dBm
- クロック・ソース:
 - 40.0MHz 水晶振動子と内部発振器
 - 32.768kHz 水晶振動子または外部 RTC
- RGK パッケージ
 - 64ピン、9mm×9mmのVQFN (Very Thin Quad Flat Nonleaded) パッケージ、0.5mm ピッチ
- SimpleLink™ MCU プラットフォームの開発者エコシ ステムをサポート

2 アプリケーション

- 次のような loT (モノのインターネット) アプリケーショ
 - ビル/ホーム・オートメーション:
 - HVAC システム / サーモスタット
 - ビデオ監視、ビデオ・ドアベル、低消費電力カメ
 - ビル・セキュリティ・システム:電子スマート・ロック
 - 煙感知器
 - 水漏れ検出器
 - 家電製品
 - スマート・ホーム・リモート・コントロール
 - アセット・トラッキング
 - ファクトリ・オートメーション
 - 医療/ヘルスケア
 - CPAP
 - グリッド・インフラストラクチャ



3 概要

テキサス・インスツルメンツの CC3130 デバイスで、どのような MCU も IoT に接続します。 SimpleLink™ Wi-Fi® CC3130 Internet-on-a chip™ デバイスには、Wi-Fi® およびインターネット・プロトコル専用の ARM® Cortex®-M3 MCU が搭載されており、ホスト MCU からネットワーク・アクティビティをオフロードします。このサブシステムには、802.11b/g/n無線、ベースバンド、MAC、そして 256 ビット暗号化を使用して、高速でセキュアなインターネット接続が可能な、強力な暗号エンジンが搭載されており、クラス最高の低消費電力性能を実現するパワー・マネージメントが内蔵されています。

Wi-Fi CERTIFIED® CC3130 デバイス は、統合型 Wi-Fi Alliance® IoT 低消費電力機能を用いて、低消費電力の実装を大幅に簡素化します。

この世代では、IoT 接続をより簡単にする新しい機能を導入しています。主要な新機能は次のとおりです。

- Bluetooth® Low Energy および Wi-Fi 2.4GHz 無線の共存 (CC13x2/CC26x2)
- アンテナの選択
- 最大 16 の同時セキュア・ソケット
- 認証署名要求 (CSR)
- オンライン認証ステータス・プロトコル (OCSP)
- Wi-Fi Alliance® 認定済みの IoT 省電力機能 (BSS 最大アイドル、DMS、プロキシ ARP など)
- テンプレート・パケットの転送負荷から解放するための、ホスト不要モード
- ネットワーク支援型ローミング

CC3130 には、薄くて使いやすいホスト・ドライバが付いており、ネットワーク・アプリケーションの統合や開発を簡単に行えます。このホスト・ドライバは、ほとんどのプラットフォームとオペレーティング・システム (OS) に簡単に移植できます。メモリのフットプリントが小さく、8/16/32 ビット MCU を任意のクロック速度で動作させます (性能やリアルタイム性の影響を受けずに)。

CC3130 デバイスは SimpleLink™ MCU プラットフォームの製品であり、この共通の使いやすい開発環境は、中心となる単一のソフトウェア開発キット (SDK)、豊富なツール・セット、リファレンス・デザイン、E2E™ コミュニティにより、Wi-Fi®、Bluetooth® Low Energy、Sub-1GHz、ホスト MCU をサポートしています。詳細については、www.ti.com/simplelinkをご覧ください。

製品情報(1)


部品番号	パッケージ	本体サイズ		
CC3130RNMRGKR	VQFN (64)	9.00 mm × 9.00 mm (公称值)		

(1) 詳細については、未定、「メカニカル、パッケージ、および注文情報」を参照してください。



4機能ブロック図

CC3130 の機能ブロック図を、図 4-1 に示します。



注:ダイプレクサは、信号アンテナ・ソリューションに使用されます。アンテナ選択機能 (デュアル・アンテナ) を使用する場合、ダイプレクサの後ろに SPDT スイッチと 2 つの GPIO ラインが必要です。

図 4-1. 機能ブロック図

図 4-2 に、CC3130 ハードウェアの概要を示します。




図 4-2. CC3130 ハードウェアの概要

図 4-3 に、CC3130 組み込みソフトウェアの概要を示します。




図 4-3. CC3130 ソフトウェアの概要



Table of Contents

1 特長	1	8.14 Thermal Resistance Characteristics for RGK	
2アプリケーション		Package	24
3 概要		8.15 Timing and Switching Characteristics	
4機能ブロック図		8.16 External Interfaces	
5 Revision History		9 Detailed Description	38
6 Device Comparison		9.1 Overview	38
6.1 Related Products		9.2 Device Features	
7 Terminal Configuration and Functions		9.3 Power-Management Subsystem	41
7.1 Pin Diagram		9.4 Low-Power Operating Modes	42
7.2 Pin Attributes		9.5 Memory	
7.3 Signal Descriptions		9.6 Restoring Factory Default Configuration	43
7.4 Connections for Unused Pins		9.7 Hostless Mode	43
8 Specifications		10 Applications, Implementation, and Layout	45
8.1 Absolute Maximum Ratings	15	10.1 Application Information	
8.2 ESD Ratings		10.2 PCB Layout Guidelines	
8.3 Power-On Hours (POH)		11 Device and Documentation Support	
8.4 Recommended Operating Conditions		11.1 Tools and Software	
8.5 Current Consumption Summary		11.2 Firmware Updates	
8.6 TX Power Control	16	11.3 Device Nomenclature	
8.7 Brownout and Blackout Conditions		11.4 Documentation Support	
8.8 Electrical Characteristics for DIO Pins	20	11.5 Trademarks	
8.9 Electrical Characteristics for Pin Internal Pullup		11.6 Electrostatic Discharge Caution	60
and Pulldown	22	11.7 Glossary	60
8.10 WLAN Receiver Characteristics		12 Mechanical, Packaging, and Orderable	
8.11 WLAN Transmitter Characteristics	23	Information	
8.12 WLAN Transmitter Out-of-Band Emissions	23	12.1 Package Option Addendum	62
8.13 BLE/2.4 GHz Radio Coexistence and WLAN	-		
Coexistence Requirements	24		
- 1			

5 Revision History

Changes from September 28, 2020 to May 13, 2021 (from Revision A (Septem	ber 2020) to
Revision B (May 2021))	Page
• Wi-Fi コア・セキュリティに「WPA3™ エンタープライズ」を追加 セクション 1。	1
• Added "WPA3 personal and enterprise" to "Wi-Fi level of security" in 表 6-1	6
• Added セクション 8.16.3, Host UART	36
• Changed footnote in セクション 9.1	38
• Added "WPA3™ personal and enterprise security" to セクション 9.1	38
• Added "WPA3™ enterprise" to セクション 9.2.1.	38
• Changed tablenote for 表 9-1	39
Added "WPA3™ enterprise" to "Wi-Fi security" in 表 9-1	39



6 Device Comparison

表 6-1 lists the features supported across different CC3x3x devices.

表 6-1. Comparison of Device Features

FEATURE			DEVICE							
FEATURE	CC3130	CC3135	CC3230S	CC3230SF	CC3235S	CC3235SF				
Classification	Network Processor	Network Processor	Wireless microcontroller	Wireless microcontroller	Wireless microcontroller	Wireless microcontroller				
Standard	802.11b/g/n	802.11a/b/g/n	802.11b/g/n	802.11b/g/n	802.11a/b/g/n	802.11a/b/g/n				
TCP/IP stack	IPv4, IPv6	IPv4, IPv6	IPv4, IPv6	IPv4, IPv6	IPv4, IPv6	IPv4, IPv6				
Sockets	16	16	16	16	16	16				
Package	9-mm × 9-mm VQFN	9-mm × 9-mm VQFN	9-mm × 9-mm VQFN	9-mm × 9-mm VQFN	9-mm × 9-mm VQFN	9-mm × 9-mm VQFN				
		ON-CI	HIP APPLICATION MEMOR	RY						
Flash	_	_	_	1MB	_	1MB				
RAM	_	_	256KB	256KB	256KB	256KB				
			RF FEATURES							
Frequency	2.4 GHz	2.4 GHz, 5 GHz	2.4 GHz	2.4 GHz	2.4 GHz, 5 GHz	2.4 GHz, 5 GHz				
Coexistence with BLE Radio (CC13x2/ CC26x2)	Yes	Yes	Yes	Yes	Yes	Yes				
	1	;	SECURITY FEATURES							
Secure boot	_	_	Yes	Yes	Yes	Yes				
FIPS 140-2 Level 1 Certification ⁽¹⁾	No	Yes	No	No	Yes	Yes				
Enhanced application level security	File system security Secure key storage Software tamper detection Cloning protection Initial secure programming	File system security Secure key storage Software tamper detection Initial secure programming	File system security Secure key storage Software tamper detection Cloning protection Initial secure programming	File system security Secure key storage Software tamper detection Cloning protection Initial secure programming	File system security Secure key storage Software tamper detection Cloning protection Initial secure programming	File system security Secure key storage Software tamper detection Cloning protection Initial secure programming				
Wi-Fi level of security		WEP, WPS, WPA /	WPA2 PSK, WPA2 (802.1x	x), WPA3 personal and ente	erprise					
Additional networking security		Unique device identity Trusted root-certificate catalog TI Root-of-trust public key Online certificate status protocol (OCSP) Certificate signing request (CSR) Unique per-device key pair								
Hardware acceleration			Hardware crypto er	ngines						

⁽¹⁾ For exact status of FIPS certification for a specific part number, please refer to https://csrc.nist.gov/publications/fips.



6.1 Related Products

For information about other devices in this family of products or related products see the links below.

The SimpleLink™ MCU Portfolio

This portfolio offers a single development environment that delivers flexible hardware, software, and tool options for customers developing wired and wireless applications. With 100 percent code reuse across host MCUs, Wi-Fi[®], Bluetooth[®] low energy, Sub-1 GHz devices and more, choose the MCU or connectivity standard that fits your design. A one-time investment with the SimpleLink[™] software development kit (SDK) allows you to reuse often, opening the door to create unlimited applications.

SimpleLink™ Wi-Fi[®] Family

This device platform offers several Internet-on-a chip[™] solutions, which address the need of battery-operated, security-enabled products. Texas Instruments offers a single-chip wireless microcontroller and a wireless network processor that can be paired with any MCU, allowing developers to design new Wi-Fi[®] products or upgrade existing products with Wi-Fi[®] capabilities.

MSP432™ Host MCU features the Arm® Cortex®-M4 processor offering ample processing capability with floating point unit and memory footprint for advanced processing algorithm, communication protocols as well as application needs, while incorporating a 14-bit 1-msps ADC14 that provides a flexible and low-power analog with best-in-class performance to enable developers to add differentiated sensing and measurement capabilities to their Wi-Fi applications. For more information, visit www.ti.com/product/MSP432P401R.

Reference Designs

Find reference designs leveraging the best in TI technology – from analog and power management to embedded processors. All designs include a schematic, test data and design files.

The SimpleLink™
Wi-Fi® SDK Plug-in

The SDK contains drivers, sample applications for Wi-Fi features and Internet, and documentation required to use the CC3130 solution.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



7 Terminal Configuration and Functions

7.1 Pin Diagram




図 7-1. Top View Pin Assignment for 64-Pin VQFN

7.2 Pin Attributes

表 7-1 describes the CC3130 pins.

Note

Digital IOs on the CC3130 device refer to hostless mode, BLE/2.4 GHz coexistence, and antenna select IOs, not general-purpose IOs.

If an external device drives a positive voltage to signal pads when the CC3130 device is not powered, DC current is drawn from the other device. If the drive strength of the external device is adequate, an unintentional wakeup and boot of the CC3130 device can occur. To prevent current draw, TI recommends one of the following:

- All devices interfaced to the CC3130 device must be powered from the same power rail as the CC3130 device.
- Use level shifters between the CC3130 device and any external devices fed from other independent rails.
- The nRESET pin of the CC3130 device must be held low until the V_{BAT} supply to the device is driven and stable.

表 7-1. Pin Description and Attributes

				DIGITAL I/O		STATE AT			
	DEFAULT	PAD		BLE (COEX	RESET	I/O		
PIN	FUNCTION	CONFI	HOSTLES S MODE	CC_COEX	CC_COEX	AND HIBERNA	TYPE ⁽¹⁾	DESCRIPTION	
		G	3 MODE	о т	ĪN	TE			
1	DIO10	10	Y	Υ	Y	_	I/O	Digital input or output	
2	nHIB	11	-	·	-	Hi-Z	I	Hibernate signal input to the NWP subsystem (active low). This is connected to the MCU GPIO. If the GPIO from the MCU can float while the MCU enters low power, consider adding a pullup resistor on the board to avoid floating.	
3	DIO12	12	Y	Υ	Y	1	0	Digital input or output	
4	DIO13	13	Y	Υ	Y	-	-	Digital input or output	
5	HOST_SPI_CLK	14	-	-	-	Hi-Z	I	Host interface SPI clock	
6	HOST_SPI_MOSI	15	-	-	-	Hi-Z	I	Host interface SPI data input	
7	HOST_SPI_MISO	16	-	-	-	Hi-Z	0	Host interface SPI data output	
8	HOST_SPI_nCS	17	-	-	-	Hi-Z	I	Host interface SPI chip select (active low)	
9	VDD_DIG1	-	N/A	N/A	N/A	Hi-Z	Power	Digital core supply (1.2 V)	
10	VIN_IO1	-	N/A	N/A	N/A	Hi-Z	Power	I/O supply	
11	FLASH_SPI_CLK	-	N/A	N/A	N/A	Hi-Z	0	Serial Flash interface: SPI clock	
12	FLASH_SPI_MOSI	-	N/A	N/A	N/A	Hi-Z	0	Serial Flash interface: SPI data out	
13	FLASH_SPI_MISO	-	N/A	N/A	N/A	Hi-Z	I	Serial Flash interface: SPI data in (active high)	
14	FLASH_SPI_CS	-	N/A	N/A	N/A	Hi-Z	0	Serial Flash interface: SPI chip select (active low)	
15	HOST_INTR	22	-	-	-	Hi-Z	0	Interrupt output (active high)	
16	DIO23	23	Y	Υ	Y	Hi-Z		Digital input or output	
17	DIO24	24	Y	Υ	Y	Hi-Z		Digital input or output	
18	DIO28	40	Y	Υ	Y	-	_	Digital input or output	

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



表 7-1. Pin Description and Attributes (continued)

Pin Pin		DIGITAL I/O								
PINCTION PADE SMODE S							STATE AT			
19 Reserved 28 - - -	PIN			HOSTLES			_	I/O	DESCRIPTION	
Reserved 28		FUNCTION			_	CC_COEX		I TPE(")		
19 Reserved 26 - - - - - - - - - -					οŪΤ	ĪN	TE			
21 SOP2/TCXO_ENI® 25	19	Reserved	28	-	-	-	Hi-Z	_		
21 SOP2/TCXO_ENI ² 25 Y ³ Y	20	DIO29	29	Υ	Υ	Υ	Hi-Z		Digital input or output	
WLAN_XTAL_P - N/A	21	SOP2/TCXO_EN ⁽²⁾	25	Υ(3)	Y	-	Hi-Z	0	Enable signal for external TCXO. Add	
VDD_PLL - N/A	22	WLAN_XTAL_N	-	N/A	N/A	N/A	Hi-Z	Analog	, ,	
25	23	WLAN_XTAL_P	-	N/A	N/A	N/A	Hi-Z	Analog	1	
26 NC - N/A N/A N/A - - No Connect 27 NC - N/A N/A N/A - - No Connect 28 NC - N/A N/A N/A - - No Connect 29 ANTSEL2 ⁽⁴⁾ - N/A N/A N/A Hi-Z O Reserved for future use 30 ANTSEL2 ⁽⁴⁾ - N/A N/A N/A Hi-Z O Reserved for future use 31 RESET - N/A N/A N/A Hi-Z RF 2 GHz RF TX, RX 32 nRESET - N/A N/A N/A Hi-Z I Power legitle for the device. Active low input. Use RC circuit (100 kΩ 10.01 µF) for power on reset (POR). 33 VDD_PA_IN - N/A N/A N/A Hi-Z I Power supply for the RF power amplifier (PA) 34 SOP1 - N/A N/A N/A Hi-Z Power	24	VDD_PLL	-	N/A	N/A	N/A	Hi-Z	Power		
27	25	LDO_IN2	-	N/A	N/A	N/A	Hi-Z	Power	Input to internal LDO	
28	26	NC	-	N/A	N/A	N/A	-	_	No Connect	
29 ANTSEL1 ⁽⁴⁾ - N/A N/A N/A N/A Hi-Z O Reserved for future use	27	NC	-	N/A	N/A	N/A	_	_	No Connect	
30 ANTSEL2 ⁽⁴⁾ - N/A N/A N/A Hi-Z O Reserved for future use	28	NC	-	N/A	N/A	N/A	1	_	No Connect	
RF_BG - N/A N/A N/A Hi-Z RF 2.4 GHz RF TX, RX	29	ANTSEL1(4)	-	N/A	N/A	N/A	Hi-Z	0	Reserved for future use	
N/A N/A N/A Hi-Z I RESET input for the device. Active low input. Use RC circuit (100 kΩ 0.01 μF) for power on reset (POR).	30	ANTSEL2 ⁽⁴⁾	-	N/A	N/A	N/A	Hi-Z	0	Reserved for future use	
N/A N/A N/A Hi-Z I RESET input for the device. Active low input. Use RC circuit (100 kΩ 0.01 μF) for power on reset (POR).	31	RF BG	-	N/A	N/A	N/A	Hi-Z	RF	2.4 GHz RF TX, RX	
35 SOP1 - N/A N/A N/A Hi-Z Power Supply for the DC/DC converter for analog section 36 LDO_IN1 - N/A N/A N/A N/A Hi-Z Power PA DC/DC converter switch output 37 VIN_DCDC_ANA - N/A N/A N/A N/A Hi-Z Power PA DC/DC converter switch output 38 DCDC_ANA_SW - N/A N/A N/A N/A Hi-Z Power PA DC/DC converter switch output 40 DCDC_PA_SW_P - N/A N/A N/A N/A Hi-Z Power PA DC/DC converter switch output 41 DCDC_PA_SW_N - N/A N/A N/A N/A Hi-Z Power PA DC/DC converter switch output 42 DCDC_PA_OUT - N/A N/A N/A N/A N/A Hi-Z Power PA DC/DC converter switch output 44 VIN_DCDC_DIG_SW - N/A N/A N/A N/A Hi-Z Power PA DC/DC converter switch output 45 Power PA DC/DC converter switch output 46 POCDC_PA_SW_N - N/A N/A N/A N/A Hi-Z Power PA DC/DC converter switch output 47 DCDC_PA_SW_N - N/A N/A N/A N/A Hi-Z Power PA DC/DC converter switch output 48 DCDC_DIG_SW - N/A N/A N/A N/A Hi-Z Power PA DC/DC converter switch output 49 PA DC/DC converter switch output 40 DCDC_PA_OUT - N/A N/A N/A N/A Hi-Z Power PA DC/DC converter switch output 40 DCDC_DIG_SW - N/A N/A N/A N/A Hi-Z Power PA DC/DC converter switch output 41 DCDC_DIG_SW - N/A N/A N/A N/A Hi-Z Power Digital DC/DC converter switch output 42 DCDC_DIG_SW - N/A N/A N/A N/A Hi-Z Power Digital DC/DC converter switch output 44 VIN_DCDC_DIG - N/A N/A N/A N/A N/A PI-Z Power Digital DC/DC converter switch output 45 Power Power supply input for the digital DC/DC converter	32		-	N/A	N/A	N/A	Hi-Z		RESET input for the device. Active low input. Use RC circuit (100 k Ω 0.01	
SOP1 - N/A N/A N/A	33	VDD_PA_IN	-	N/A	N/A	N/A	Hi-Z	Power		
SOP0 N/A N/A N/A Hi-Z N/A Dobe N/A N/A N/A Hi-Z N/A	34	SOP1	-	N/A	N/A	N/A	Hi-Z	-	ション 9.6. SOP1 used for 5 GHz	
37VIN_DCDC_ANA-N/AN/AN/AHi-ZPower for analog section38DCDC_ANA_SW-N/AN/AN/AHi-ZPower Analog DC/DC converter switch output39VIN_DCDC_PA-N/AN/AN/AHi-ZPower PA DC/DC converter input supply40DCDC_PA_SW_P-N/AN/AN/AHi-ZPower PA DC/DC converter switch output +ve41DCDC_PA_SW_N-N/AN/AHi-ZPower PA DC/DC converter switch output -ve42DCDC_PA_OUT-N/AN/AHi-ZPower PA DC/DC converter output. Connect the output capacitor for DC/DC here.43DCDC_DIG_SW-N/AN/AHi-ZPower Digital DC/DC converter switch output44VIN_DCDC_DIG-N/AN/AN/AHi-ZPower Power supply input for the digital DC/DC converter	35	SOP0	-	N/A	N/A	N/A	Hi-Z	-	100-kΩ pulldown to ground. See セクション 9.6. SOP0 used for 5GHz switch	
STATE STAT	36	LDO_IN1	-	N/A	N/A	N/A	Hi-Z	Power	Input to internal LDO	
39 VIN_DCDC_PA - N/A N/A N/A Hi-Z Power PA DC/DC converter input supply 40 DCDC_PA_SW_P - N/A N/A N/A Hi-Z Power PA DC/DC converter switch output +ve 41 DCDC_PA_SW_N - N/A N/A N/A Hi-Z Power PA DC/DC converter switch output -ve 42 DCDC_PA_OUT - N/A N/A N/A Hi-Z Power PA DC/DC converter switch output -ve 43 DCDC_DIG_SW - N/A N/A N/A Hi-Z Power Digital DC/DC converter switch output 44 VIN_DCDC_DIG - N/A N/A N/A Hi-Z Power Power supply input for the digital DC/DC converter	37	VIN_DCDC_ANA	-	N/A	N/A	N/A	Hi-Z	Power		
40 DCDC_PA_SW_P - N/A N/A N/A Hi-Z Power PA DC/DC converter switch output +ve 41 DCDC_PA_SW_N - N/A N/A N/A Hi-Z Power PA DC/DC converter switch output -ve 42 DCDC_PA_OUT - N/A N/A N/A Hi-Z Power PA DC/DC converter output. Connect the output capacitor for DC/DC here. 43 DCDC_DIG_SW - N/A N/A N/A Hi-Z Power Digital DC/DC converter switch output 44 VIN_DCDC_DIG - N/A N/A N/A Hi-Z Power Power supply input for the digital DC/DC converter	38	DCDC_ANA_SW	-	N/A	N/A	N/A	Hi-Z	Power	Analog DC/DC converter switch output	
40 DCDC_PA_SW_P - N/A N/A N/A N/A Hi-Z Power +ve 41 DCDC_PA_SW_N - N/A N/A N/A Hi-Z Power PA DC/DC converter switch output - ve 42 DCDC_PA_OUT - N/A N/A N/A Hi-Z Power PA DC/DC converter output. Connect the output capacitor for DC/DC here. 43 DCDC_DIG_SW - N/A N/A N/A Hi-Z Power Digital DC/DC converter switch output 44 VIN_DCDC_DIG - N/A N/A N/A Hi-Z Power Power supply input for the digital DC/DC converter	39	VIN_DCDC_PA	-	N/A	N/A	N/A	Hi-Z	Power	PA DC/DC converter input supply	
41 DCDC_PA_SW_N - N/A N/A N/A N/A HI-Z Power ve 42 DCDC_PA_OUT - N/A N/A N/A HI-Z Power PA DC/DC converter output. Connect the output capacitor for DC/DC here. 43 DCDC_DIG_SW - N/A N/A N/A HI-Z Power Digital DC/DC converter switch output 44 VIN_DCDC_DIG - N/A N/A N/A HI-Z Power Power supply input for the digital DC/DC converter	40	DCDC_PA_SW_P	-	N/A	N/A	N/A	Hi-Z	Power		
42 DCDC_PA_OUT - N/A N/A N/A HI-Z Power the output capacitor for DC/DC here. 43 DCDC_DIG_SW - N/A N/A N/A HI-Z Power Digital DC/DC converter switch output 44 VIN_DCDC_DIG - N/A N/A N/A HI-Z Power Dower supply input for the digital DC/DC converter	41	DCDC_PA_SW_N	-	N/A	N/A	N/A	Hi-Z	Power		
44 VIN_DCDC_DIG - N/A N/A N/A Hi-Z Power Power supply input for the digital DC/DC converter	42	DCDC_PA_OUT	-	N/A	N/A	N/A	Hi-Z	Power		
44 VIN_DCDC_DIG - N/A N/A N/A HI-Z Power DC/DC converter	43	DCDC_DIG_SW	-	N/A	N/A	N/A	Hi-Z	Power	Digital DC/DC converter switch output	
45 DIO31 31 Y Y Y Hi-Z – Network Scripter I/O	44	VIN_DCDC_DIG	-	N/A	N/A	N/A	Hi-Z	Power		
	45	DIO31	31	Y	Y	Y	Hi-Z	_	Network Scripter I/O	

表 7-1. Pin Description and Attributes (continued)

				DIGITAL I/O	ion and A	STATE AT		
	DEFAULT	DAD		BLE (COEX	RESET	I/O	
PIN	FUNCTION	PAD_ CONFI	HOSTLES S MODE	CC_COEX	CC_COEX	AND HIBERNA	TYPE ⁽¹⁾	DESCRIPTION
		G	S MODE	оѿт	ĪN	TE		
46	DCDC_ANA2_SW_N	-	N/A	N/A	N/A	Hi-Z	Power	Analog2 DC/DC converter switch output –ve
47	VDD_ANA2	-	N/A	N/A	N/A	Hi-Z	Power	Analog2 power supply input
48	VDD_ANA1	-	N/A	N/A	N/A	Hi-Z	Power	Analog1 power supply input
49	VDD_RAM	-	N/A	N/A	N/A	Hi-Z	Power	Power supply for the internal RAM
50	UART1_nRTS	0	-	-	-	Hi-Z	0	UART host interface (active low)
51	RTC_XTAL_P	-	N/A	N/A	N/A	Hi-Z	Analog	32.768-kHz XTAL_P or external CMOS level clock input
52	RTC_XTAL_N	32	Y	Y	Y	Hi-Z	Analog	32.768-kHz XTAL_N or 100-kΩ external pullup for external clock
53	DIO30	30	Y	Υ	Y	Hi-Z	_	Network Scripter I/O
54	VIN_IO2		N/A	N/A	N/A	Hi-Z	Power	I/O power supply. Same as battery voltage.
55	UART1_TX	1	-	-	-	Hi-Z	0	UART host interface. Connect to test point on prototype for Flash programming.
56	VDD_DIG2	-	N/A			Hi-Z	Power	Digital power supply (1.2 V)
57	UART1_RX	2	-	-	-	Hi-Z	I	UART host interface; connect to test point on prototype for Flash programming.
58	TEST_58	3	Y	Y	Y	Hi-Z	0	Test signal; connect to an external test point.
59	TEST_60	4	Y	Y	Y	Hi-Z	0	Test signal; connect to an external test point.
60	TEST_60	5	Y	Y	Y	Hi-Z	0	Test signal; connect to an external test point.
61	UART1_nCTS	6	-	-	-	Hi-Z	I	UART host interface (active low)
62	TEST_62	7	-	-	-	Hi-Z	0	Test signal; connect to an external test point.
63	DIO8	8	Y	Y	Y	Hi-Z		Digital input or output
64	DIO9	9	Y	Y	Y	Hi-Z	_	Digital input or output
65	GND	-	N/A	N/A	N/A	-	Power	Ground tab used as thermal and electrical ground

⁽¹⁾ I = input

O = output

RF = radio frequency

I/O = bidirectional

(3) Output Only

(4) This pin is reserved for WLAN antenna selection, controlling an external RF switch that multiplexes the RF pin of the CC3130x device between two antennas. These pins must not be used for other functionalities.

⁽²⁾ This pin has dual functions: as a SOP[2] (device operation mode), and as an external TCXO enable. As a TXCO enable, the pin is an output on power up and driven logic high. During hibernate low-power mode, the pin is in a Hi-Z state but is pulled down for SOP mode to disable TCXO. Because of the SOP functionality, the pin must be used as an output only.



7.3 Signal Descriptions

表 7-2. Signal Descriptions

ऋ 7-2. Signal Descriptions										
FUNCTION	SIGNAL NAME	PIN NO.	PIN TYPE	SIGNAL DIRECTION	DESCRIPTION					
	DIO10	1	I/O	0						
	DIO12	3	I/O	0						
	DIO13	4	I/O	0						
	DIO23	16	I/O	0						
	DIO24	17	I/O	0	_					
	DIO28	18 ⁽¹⁾	I/O	0						
	DIO29	20	I/O	0						
	DIO25	21	0	0	Antenna selection control					
Antenna	DIO31	45 ⁽¹⁾	I/O	0	Antenna selection control					
selection	DIO32	52 ⁽¹⁾	1/0	0						
	DIO30	53 ⁽¹⁾	I/O	0						
	DIO3	58	I/O	0						
	DIO4	59	I/O	0						
	DIO5	60	I/O	0						
	DIO8	63	1/0	0						
	DIO9	64	I/O	0						
	ANTSEL1	29	0	0	Anatenna selection control 1					
	ANTSEL2	30	0	0	Antenna selection control 2					
L	DIO10	1	I/O	I/O						
	DIO12	3	I/O	I/O						
	DIO13	4	I/O	I/O						
	DIO23	16	I/O	I/O						
	DIO24	17	I/O	I/O						
	DIO28	18 ⁽¹⁾	I/O	I/O						
	DIO29	20	I/O	I/O						
BLE/2.4 GHz Radio	DIO25	21	0	0	Coexistence inputs and outputs					
coexistence	DIO31	45 ⁽¹⁾	I/O	I/O	- Coexistence inputs and outputs					
	DIO32	52 ⁽¹⁾	I/O	I/O						
	DIO30	53 ⁽¹⁾	I/O	I/O						
	DIO3	58	I/O	I/O						
	DIO4	59	1/0	I/O						
	DIO5	60	I/O	I/O						
	DIO8	63	I/O	I/O						
	DIO9	64	I/O	I/O						
	WLAN_XTAL_N	22	_	_	40-MHz crystal; pull down if external TCXO is used					
	WLAN_XTAL_P	23	_		40-MHz crystal or TCXO clock input					
Clock	RTC_XTAL_P	51	_	_	Connect 32.768-kHz crystal or force external CMOS level clock					
	RTC_XTAL_N	52		_	Connect 32.768-kHz crystal or connect 100-k Ω resistor to supply voltage					



表 7-2. Signal Descriptions (continued)

		4 × 1 -2.	Signai	Descriptions (continueu)			
FUNCTION	SIGNAL NAME	PIN NO.	PIN TYPE	SIGNAL DIRECTION	DESCRIPTION			
	DIO10	1	I/O	I/O				
	DIO12	3	I/O	I/O	1			
	DIO13	4	I/O	I/O	1			
	DIO23	16	I/O	I/O				
	DIO24	17	I/O	I/O				
	DIO28	18 ⁽¹⁾	I/O	I/O				
	DIO29	20	I/O	I/O				
llastiasa Massia	DIO25	21	0	0	Ī., " ,			
Hostless Mode	DIO31	45 ⁽¹⁾	I/O	I/O	Hostless mode inputs and outputs			
	DIO32	52 ⁽¹⁾	I/O	I/O				
	DIO30	53 ⁽¹⁾	I/O	I/O				
	DIO3	58	I/O	I/O	1			
	DIO4	59	I/O	I/O	1			
	DIO5	60	I/O	I/O				
	DIO8	63	I/O	I/O				
	DIO9	64	I/O	I/O				
	VDD_DIG1	9	_	_	Internal digital core voltage			
	VIN_IO1	10	_	_	Device supply voltage (V _{BAT})			
	VDD_PLL	24	_	_	Internal analog voltage			
	LDO_IN2	25	_	_	Internal analog RF supply from analog DC/DC output			
	VDD_PA_IN	33	_	_	Internal PA supply voltage from PA DC/DC output			
	LDO_IN1	36	_	_	Internal analog RF supply from analog DC/DC output			
	VIN_DCDC_ANA	37	_	_	Analog DC/DC input (connected to device input supply [V _{BAT}])			
	DCDC_ANA_SW	38	_	_	Internal analog DC/DC switching node			
	VIN_DCDC_PA	39	_	_	PA DC/DC input (connected to device input supply [V _{BAT}])			
	DCDC_PA_SW_P	40	_	_	Internal PA DC/DC switching node			
Power	DCDC_PA_SW_N	41	_	_	Internal PA DC/DC switching node			
	DCDC_PA_OUT	42	_	_	Internal PA buck converter output			
	DCDC_DIG_SW	43	_	_	Internal digital DC/DC switching node			
	VIN_DCDC_DIG	44	_	_	Digital DC/DC input (connected to device input supply [V _{BAT}])			
	DCDC_ANA2_SW_P	45	_	_	Analog to DC/DC converter +ve switching node			
	DCDC_ANA2_SW_N	46	_	_	Internal analog to DC/DC converter –ve switching node			
	VDD_ANA2	47	_	_	Internal analog to DC/DC output			
	VDD_ANA1	48	_	_	Internal analog supply fed by ANA2 DC/DC output			
	VDD_RAM	49	_	_	Internal SRAM LDO output			
	VIN_IO2	54	_	_	Device supply voltage (V _{BAT})			
	VDD_DIG2	56	_	_	Internal digital core voltage			
	HOST_SPI_CLK	5	I/O	I	Host SPI clock input			
LIGOT CT:	HOST_SPI_MOSI	6	I/O	I	Data from Host			
HOST SPI	HOST_SPI_MISO	8	I/O	0	Data to Host			
	HOST_SPI_nCS	7	I/O	I	Device select (active low)			



表 7-2. Signal Descriptions (continued)

2. 1. o.g										
FUNCTION	SIGNAL NAME	PIN NO.	PIN TYPE	SIGNAL DIRECTION	DESCRIPTION					
	FLASH_SPI_CLK	11	0	0	Clock to SPI serial flash (fixed default)					
FLASH SPI	FLASH_SPI_DOUT	12	0	0	Data to SPI serial flash (fixed default)					
FLASH SFI	FLASH_SPI_DIN	13	I	I	Data from SPI serial flash (fixed default)					
	FLASH_SPI_CS	14	0	0	Device select to SPI serial flash (fixed default)					
	UART1_nRTS	50	I/O	0	UART1 request-to-send (active low)					
UART	UART1_TX	55	I/O	I	UART TX data					
UART	UART1_RX	57	I/O	0	UART RX data					
	UART1_nCTS	61	I/O	I	UART1 clear-to-send (active low)					
	SOP2	21 ⁽²⁾	0	I	Sense-on-power 2					
Sense-On-Power	SOP1	34	ı	I	Configuration sense-on-power 1					
	SOP0	35	I	I	Configuration sense-on-power 0					
Reset	nRESET	32	ı	I	Global master device reset (active low)					
nHIB	nHIB	2	I	I	Hibernate signal input to the NWP subsystem (active low)					
RF	RF_BG	31	I/O	I/O	WLAN analog RF 802.11b/g/n bands					
	TEST_58	58	0	0	Test Signal					
Test Port	TEST_59	59	ı	I	Test Signal					
IEST FOIL	TEST_60	60	0	0	Test Signal					
	TEST_62	62	0	0	Test Signal					

⁽¹⁾ LPDS retention unavailable.

7.4 Connections for Unused Pins

All unused pin should be configured as stated in 表 7-3.

表 7-3. Connections for Unused Pins

FUNCTION	SIGNAL DESCRIPTION	PIN NUMBER	ACCEPTABLE PRACTICE	PREFERRED PRACTICE
DIO	Digital input or output		Wake up I/O source should not be floating during hibernate. All the I/O pins will float while in Hibernate and Reset states. Ensure pullup and pulldown resistors are available on board to maintain the state of the I/O. Leave unused DIOs as NC	
No Connect	NC	26, 29, 30	Unused pin, leave as NC.	Unused pin, leave as NC
SOP	Configuration sense-on- power		Ensure pulldown resistors are available on unused SOP pins	100-k Ω Pull down resistor on SOP0 and SOP1. 2.7-k Ω pull down on SOP2
Reset	RESET input for the device		Never leave the reset pin floating	
Clock	RTC_XTAL_N		When using an external oscillator, add a 100-kΩ pullup resistor to VIO	
CIUCK	WLAN_XTAL_N		When using an external oscillator, connect to ground if unused	

⁽²⁾ This pin has dual functions: as a SOP[2] (device operation mode), and as an external TCXO enable. As a TXCO enable, the pin is an output on power up and driven logic high. During hibernate low-power mode, the pin is in a Hi-Z state but is pulled down for SOP mode to disable TCXO. Because of the SOP functionality, the pin must be used as an output only.

8 Specifications

All measurements are referenced at the device pins, unless otherwise indicated. All specifications are over process and voltage, unless otherwise indicated.

8.1 Absolute Maximum Ratings

All measurements are referenced at the device pins unless otherwise indicated. All specifications are over process and overvoltage unless otherwise indicated.

Over operating free-air temperature range (unless otherwise noted)(1) (2)

			MIN	MAX	UNIT
Supply voltage	V _{BAT} and V _{IO}	Pins: 37, 39, 44	-0.5	3.8	V
	V _{IO} – V _{BAT} (differential)	Pins: 10, 54	V _{BAT} and V _{IO} sh togeth		V
Digital inputs			-0.5	V _{IO} + 0.5	V
RF pins			-0.5	2.1	V
Analog pins, Crysta	I	Pins: 22, 23, 51, 52	-0.5	2.1	V
Operating temperat	ure, T _A	-40	85	°C	
Storage temperatur	e, T _{stg}	-55	125	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
VESD	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

8.3 Power-On Hours (POH)

This information is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI semiconductor products.

OPERATING CONDITION	POWER-ON HOURS [POH] (hours)
T _A up to 85°C ⁽¹⁾	87,600

⁽¹⁾ The TX duty cycle (power amplifier ON time) is assumed to be 10% of the device POH. Of the remaining 90% of the time, the device can be in any other state.

8.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1) (2)

				MIN	TYP	MAX	UNIT
Supply voltage	V _{BAT} , V _{IO} (shorted to V _{BAT})	Pins: 10, 37, 39, 44, 54	Direct battery connection ⁽³⁾	2.1 ⁽⁴⁾	3.3	3.6	V
Ambient thermal slew				-20		20	°C/minute

⁽¹⁾ Operating temperature is limited by crystal frequency variation.

⁽²⁾ All voltage values are with respect to V_{SS}, unless otherwise noted.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ When operating at an ambient temperature of over 75°C, the transmit duty cycle must remain below 50% to avoid the auto-protect feature of the power amplifier. If the auto-protect feature triggers, the device takes a maximum of 60 seconds to restart the transmission.

⁽³⁾ To ensure WLAN performance, ripple on the supply must be less than ±300 mV.

⁽⁴⁾ The minimum voltage specified includes the ripple on the supply voltage and all other transient dips. The brownout condition is also 2.1 V, and care must be taken when operating at the minimum specified voltage.



8.5 Current Consumption Summary

 $T_A = 25^{\circ}C, V_{BAT} = 3.6 V$

PARAMETER	Т	EST CONDITIONS ^{(1) (2)}	MIN TYP MA	X UNIT
	1 DSSS	TX power level = 0	272	
	1 0333	TX power level = 4	188	
TV	6 OEDM	TX power level = 0	248	
TX	6 OFDM	TX power level = 4	179	⊢ mA
	E4 OFDM	TX power level = 0	223	
	54 OFDM	TX power level = 4	272 188 248 179	
DV(5)	1 DSSS		53	А
RX ⁽⁵⁾	54 OFDM		53	⊢ mA
Idle connected ⁽³⁾			690	μA
LPDS			115	μA
Hibernate			4	μA
Shutdown			1	μA
	V _{BAT} = 3.6 V		420	
Peak calibration current ^{(4) (5)}	V _{BAT} = 3.3 V		450	mA
e connected ⁽³⁾ DS pernate utdown	V _{BAT} = 2.1 V		670	

- (1) TX power level = 0 implies maximum power (see ⊠ 8-1, ⊠ 8-2, and ⊠ 8-3). TX power level = 4 implies output power backed off approximately 4 dB.
- (2) The CC3130 system is a constant power-source system. The active current numbers scale based on the V_{BAT} voltage supplied.
- (3) DTIM = 1
- (4) The complete calibration can take up to 17 mJ of energy from the battery over a time of 24 ms. In default mode, calibration is performed sparingly, and typically occurs when re-enabling the NWP and when the temperature has changed by more than 20°C. There are two additional calibration modes that may be used to reduced or completely eliminate the calibration event. For further details, see CC3x20, CC3x35 SimpleLink™ Wi-Fi® and Internet of Things Network Processor Programmer's Guide.
- (5) The RX current is measured with a 1-Mbps throughput rate.

8.6 TX Power Control

The CC3130 has several options for modifying the output power of the device when required. It is possible to lower the overall output power at a global level using the global TX power level setting. In addition, the 2.4 GHz band allows the user to enter additional back-offs ¹, per channel, region ²and modulation rates ³, via Image creator (see the *UniFlash CC3x20, CC3x35 SimpleLink™ Wi-Fi*® and Internet-on-a chip [™] Solution ImageCreator and Programming Tool User's Guide for more details).

⊠ 8-1, ⊠ 8-2, and ⊠ 8-3 show TX power and IBAT versus TX power level settings for the CC3130 device at modulations of 1 DSSS, 6 OFDM, and 54 OFDM, respectively.

In 🗵 8-1, the area enclosed in the circle represents a significant reduction in current during transition from TX power level 3 to level 4. In the case of lower range requirements (14-dBm output power), TI recommends using TX power level 4 to reduce the current.

Submit Document Feedback

The back-off range is between -6 dB to +6 dB in 0.25dB increments.

² FCC/ISED, ETSI (Europe), and Japan are supported.

³ Back-off rates are grouped into 11b rates, high modulation rates (MCS7, 54 OFDM and 48 OFDM), and lower modulation rates (all other rates).




図 8-1. TX Power and IBAT vs TX Power Level Settings (1 DSSS)




図 8-2. TX Power and IBAT vs TX Power Level Settings (6 OFDM)




図 8-3. TX Power and IBAT vs TX Power Level Settings (54 OFDM)

8.7 Brownout and Blackout Conditions

The device enters a brownout condition when the input voltage drops below $V_{brownout}$ (see \boxtimes 8-4 and \boxtimes 8-5). This condition must be considered during design of the power supply routing, especially when operating from a battery. High-current operations, such as a TX packet or any external activity (not necessarily related directly to networking) can cause a drop in the supply voltage, potentially triggering a brownout condition. The resistance includes the internal resistance of the battery, the contact resistance of the battery holder (four contacts for $2 \times AA$ batteries), and the wiring and PCB routing resistance.

Note

When the device is in HIBERNATE state, brownout is not detected. Only blackout is in effect during HIBERNATE state.




図 8-4. Brownout and Blackout Levels (1 of 2)




図 8-5. Brownout and Blackout Levels (2 of 2)



In the brownout condition, all sections of the device (including the 32-kHz RTC) shut down except for the Hibernate module, which remains on. The current in this state can reach approximately 400 μ A. The blackout condition is equivalent to a hardware reset event in which all states within the device are lost.

セクション 8.7.1 lists the brownout and blackout voltage levels.

8.7.1 Brownout and Blackout Voltage Levels

CONDITION	VOLTAGE LEVEL	UNIT
V _{brownout}	2.1	V
V _{blackout}	1.67	V

8.8 Electrical Characteristics for DIO Pins

8.8.1 Electrical Characteristics: DIO Pins Except 52 and 53

 $T_A = 25^{\circ}C$. $V_{BAT} = 2.1 \text{ V to } 3.3 \text{ V.}^{(1)}$

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{IN}	Pin capacitance				4		pF
V _{IH}	High-level input	voltage		0.65 × V _{DD}		V _{DD} + 0.5 V	V
V _{IL}	Low-level input	voltage		-0.5		0.35 × V _{DD}	V
I _{IH}	High-level input	current			5		nA
I _{IL}	Low-level input	current			5		nA
			IL = 2 mA; configured I/O drive strength = 2 mA; $2.4 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$			V _{DD} × 0.8	
V	High lovel output	ıt voltaga	IL = 4 mA; configured I/O drive strength = 4 mA; $2.4 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$			V _{DD} × 0.7	V
V _{OH}	High-level output voltage	IL = 6 mA; configured I/O drive strength = 6 mA; $2.4 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$			V _{DD} × 0.7	V	
			IL = 2 mA; configured I/O drive strength = 2 mA; $2.1 \text{ V} \le \text{V}_{DD} < 2.4 \text{ V}$			V _{DD} × 0.75	
			IL = 2 mA; configured I/O drive strength = 2 mA; $2.4 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$	V _{DD} × 0.2			
\ <i>/</i>	Low lovel output	t voltago	IL = 4 mA; configured I/O drive strength = 4 mA; $2.4 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$	V _{DD} × 0.2			V
V _{OL}	Low-level outpu	t voltage	IL = 6 mA; configured I/O drive strength = 6 mA; $2.4 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$	V _{DD} × 0.2			V
			IL = 2 mA; configured I/O drive strength = 2 mA; $2.1 \text{ V} \le \text{V}_{DD} < 2.4 \text{ V}$	V _{DD} × 0.25			
	High-level 2-r	mA drive		2			
I _{OH}	source 4-r	mA drive		4			mA
	current 6-r	mA drive		6			

Submit Document Feedback

 $T_A = 25$ °C, $V_{BAT} = 2.1 \text{ V to } 3.3 \text{ V.}^{(1)}$

	PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	2-mA drive		2				
I _{OL}	Low-level sink current	4-mA drive		4			mA
		6-mA drive		6			

⁽¹⁾ TI recommends using the lowest possible drive strength that is adequate for the applications. This recommendation minimizes the risk of interference to the WLAN radio and reduces any potential degradation of RF sensitivity and performance. The default drive strength setting is 6 mA.

8.8.2 Electrical Characteristics: DIO Pins 52 and 53

 $T_A = 25$ °C, $V_{BAT} = 2.1 \text{ V to } 3.6 \text{ V.}^{(1)}$

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{IN}	Pin capacitance				7		pF
V _{IH}	High-level input v	oltage		0.65 × V _{DD}		V _{DD} + 0.5 V	V
/ _{IL}	Low-level input vo	oltage		-0.5		0.35 × V _{DD}	V
IH	High-level input c	urrent			50		nA
IL	Low-level input cu	urrent			50		nA
			IL = 2 mA; configured I/O drive strength = 2 mA; $2.4 \text{ V} \leq \text{V}_{DD} < 3.6 \text{ V}$			V _{DD} × 0.8	
	High-level output	voltago	IL = 4 mA; configured I/O drive strength = 4 mA; $2.4 \text{ V} \leq \text{V}_{DD} < 3.6 \text{ V}$			V _{DD} × 0.7	V
V _{OH} Hi	i ligii-level output	voltage	IL = 6 mA; configured I/O drive strength = 6 mA; $2.4 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$			V _{DD} × 0.7	V
			IL = 2 mA; configured I/O drive strength = 2 mA; $2.1 \text{ V} \le \text{V}_{DD} < 2.4 \text{ V}$			V _{DD} × 0.75	
			IL = 2 mA; configured I/O drive strength = 2 mA; $2.4 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$	V _{DD} × 0.2			
.,	Law level output	voltaga	IL = 4 mA; configured I/O drive strength = 4 mA; $2.4 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$	V _{DD} × 0.2			V
V _{OL}	Low-level output v	voltage	IL = 6 mA; configured I/O drive strength = 6 mA; $2.4 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$	V _{DD} × 0.2			
			IL = 2 mA; configured I/O drive strength = 2 mA; $2.1 \text{ V} \le \text{V}_{DD} < 2.4 \text{ V}$	V _{DD} × 0.25			
		2-mA drive		1.5			
ОН	High-level source current, V _{OH} = 2.4	4-mA drive		2.5			mA
	011	6-mA drive		3.5			
		2-mA drive		1.5			
OL	Low-level sink current	4-mA drive		2.5			mA
		6-mA drive		3.5			



 $T_A = 25$ °C, $V_{BAT} = 2.1 \text{ V to } 3.6 \text{ V.}^{(1)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IL}	nRESET			0.6		V

(1) TI recommends using the lowest possible drive strength that is adequate for the applications. This recommendation minimizes the risk of interference to the WLAN radio and reduces any potential degradation of RF sensitivity and performance. The default drive strength setting is 6 mA.

8.9 Electrical Characteristics for Pin Internal Pullup and Pulldown

 $T_A = 25$ °C, $V_{BAT} = 3.0$ V.

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
I _{OH}	Pullup current, V _{OH} = 2.4 (V _{DD} = 3.0 V)		5	10	μΑ
I _{OL}	Pulldown current, V _{OL} = 0.4 (V _{DD} = 3.0 V)		5		μΑ

8.10 WLAN Receiver Characteristics

表 8-1. WLAN Receiver Characteristics

T_A = 25°C, V_{BAT} = 2.1 V to 3.6 V. Parameters are measured at the SoC pin on channel 6 (2437 MHz).

PARAMETER	TEST CONDITIONS (Mbps)	MIN TYP	MAX	UNIT	
	1 DSSS	-96.0			
	2 DSSS	-94.0			
	11 CCK	-88.0			
Sensitivity	6 OFDM	-90.5			
(8% PER for 11b rates, 10% PER for 11g/11n	9 OFDM	-90.0		dBm	
rates) ⁽²⁾	18 OFDM	-86.5			
	36 OFDM	-80.5			
	54 OFDM	-74.5			
	MCS7 (GF) ⁽¹⁾	-71.5	–71.5		
Maximum input level	802.11b	-4.0		JD	
(10% PER)	802.11g	-10.0		dBm	

- (1) Sensitivity for mixed mode is 1-dB worse.
- (2) Sensitivity is 1-dB worse on channel 13 (2472 MHz).

Submit Document Feedback



8.11 WLAN Transmitter Characteristics

表 8-2. WLAN Transmitter Characteristics

 $T_A = 25$ °C, $V_{BAT} = 2.1$ V to 3.6 V. Parameters measured at SoC pin on channel 6 (2437 MHz). (1) (2)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Operating frequency range ⁽³⁾ (4)		2412		2472	MHz		
	1 DSSS		18.0				
	2 DSSS		18.0				
	11 CCK		18.3				
	6 OFDM		17.3				
Maximum RMS output power measured at 1 dB from IEEE spectral mask or EVM	9 OFDM	OFDM			dBm		
	18 OFDM		17.0				
	36 OFDM		16.0				
	54 OFDM		14.5				
	MCS7		13.0				
Transmit center frequency accuracy		-25		25	ppm		

- (1) The OFDM and MCS7 edge channels (2412 and 2462 MHz) have reduced TX power to meet FCC emission limits.
- (2) Power of 802.11b rates are reduced to meet ETSI requirements in Europe.
- (3) Channels 1 (2142 MHz) through 11 (2462 MHz) are supported for FCC.
- (4) Channels 1 (2142 MHz) through 13 (2472MHz) are supported for Europe and Japan. Note that channel 14 is not supported for Japan.

8.12 WLAN Transmitter Out-of-Band Emissions

The device requires an external band-pass filter to meet the various emission standards, including FCC. セクション 8.12.1 presents the minimum attenuation requirements for the band-pass filter. TI recommends using the same filter used in the reference design to ease the process of certification.

8.12.1 WLAN 2.4 GHz Filter Requirements

PARAMETER	FREQUENCY (MHz)	MIN	TYP	MAX	UNIT
Return loss	2412 to 2484	10			dB
Insertion loss ⁽¹⁾	2412 to 2484		1	1.5	dB
	804 to 828	30	42		
	1608 to 1656	20	23		
	3216 to 3312	30	49		
	4020 to 4140	40	52		
Attenuation	4824 to 4968	20	30		dB
	5628 to 5796	20	27		
	6432 to 6624	20	42		
	7200 to 7500	35	44		
	7500 to 10000	20	30		
Reference impendence	2412 to 2484		50		Ω
Filter type	Bandpass				

⁽¹⁾ Insertion loss directly impacts output power and sensitivity. At customer discretion, insertion loss can be relaxed to meet attenuation requirements.



8.13 BLE/2.4 GHz Radio Coexistence and WLAN Coexistence Requirements

For proper BLE/2.4 GHz radio coexistence, the following requirements needs to met:

表 8-3. COEX Isolation Requirement

PARAMETER	Band	MIN	TYP	MAX	UNIT
Port-to-port isolation	Single antenna	20 ⁽¹⁾			dB
Fort-to-port isolation	Dual antenna Configuration	20(2)			uБ

- 1) WLAN/BLE switch used must provide a minimum of 20 dB isolation between ports.
- (2) For dual antenna configuration antenna placement must be such that isolation between the BLE and WLAN ports is at least 20 dB.

8.14 Thermal Resistance Characteristics for RGK Package

THERMAL	METRICS ⁽¹⁾	°C/W ⁽²⁾ (3)	AIR FLOW (m/s) ⁽⁴⁾
RΘ _{JC}	Junction-to-case	6.3	0.0051
RΘ _{JB}	Junction-to-board	2.4	0.0051
$R\Theta_{JA}$	Junction-to-free air	23	0.0051
		14.6	0.765
RO _{JMA}	Junction-to-moving air	12.4	1.275
		10.8	2.55
		0.2	0.0051
Doi		0.2	0.765
Psi _{JT}	Junction-to-package top	0.3	1.275
		0.1	2.55
		2.3	0.0051
	Junction-to-board	2.3	0.765
Psi _{JB}	วนแดนอา-เบ-มอสเน	2.2	1.275
		2.4	2.55

- (1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.
- (2) °C/W = degrees Celsius per watt.
- These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RΘ_{JC}] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/ JEDEC standards:
 - · JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air)
 - JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
 - JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
 - JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements

Power dissipation of 2 W and an ambient temperature of 70°C is assumed.

(4) m/s = meters per second.

8.15 Timing and Switching Characteristics

8.15.1 Power Supply Sequencing

For proper operation of the CC3130 device, perform the recommended power-up sequencing as follows:

- 1. Tie the following pins together on the board:
 - V_{BAT} (pins 37, 39, and 44)
 - V_{IO} (pins 54 and 10)
- 2. Hold the RESET pin low while the supplies are ramping up. TI recommends using a simple RC circuit (100 K \parallel , 0.01 μ F, RC = 1 ms).
- 3. For an external RTC, ensure that the clock is stable before RESET is deasserted (high).

For timing diagrams, see セクション 8.15.3.

8.15.2 Device Reset

When a device restart is required, the user may issue a negative pulse to the nRESET pin. The user must follow one of the following alternatives to ensure the reset is properly applied:

- A negative reset pulse (on pin 32) of at least 200-ms duration
- If the 200-ms pulse duration cannot be ensured, a pulldown resistor of 2 M Ω must be connected to pin 52 (RTC XTAL N). If implemented, a shorter pulse of at least 100 μ s can be used.

To ensure a proper reset sequence, the user must call the sl_stop function prior to toggling the reset. When a reset is required, it is preferable to use the software reset instead of an external trigger.

8.15.3 Reset Timing

8.15.3.1 nRESET (32-kHz Crystal)

☑ 8-6 shows the reset timing diagram for the 32-kHz crystal first-time power-up and reset removal.




図 8-6. First-Time Power-Up and Reset Removal Timing Diagram (32-kHz Crystal)

セクション 8.15.3.2 describes the timing requirements for the 32-kHz crystal first-time power-up and reset removal.

8.15.3.2 First-Time Power-Up and Reset Removal Timing Requirements (32-kHz Crystal)

ITEM	NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
T1	nReset time	nReset timing after VBAT and VIO supply are stable		1		ms
T2	Hardware wake-up time			25		ms
Т3	Initialization time	32-kHz crystal settling plus firmware initialization time plus radio calibration		1.35		s



8.15.3.3 nRESET (External 32-kHz Crystal)

図 8-7 shows the reset timing diagram for the external 32-kHz crystal first-time power-up and reset removal.




図 8-7. First-Time Power-Up and Reset Removal Timing Diagram (External 32-kHz Crystal)

セクション 8.15.3.3.1 describes the timing requirements for the external first-time power-up and reset removal.

8.15.3.3.1 First-Time Power-Up and Reset Removal Timing Requirements (External 32-kHz Crystal)

ITEM	NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
T1	nReset time	nReset timing after VBAT and VIO supply are stable		1		ms
T2	Hardware wake-up time			25		ms
Т3	Initialization time	Firmware initialization time plus radio calibration		250		ms

Submit Document Feedback

8.15.4 Wakeup From HIBERNATE Mode

Note

The 32.768-kHz crystal is kept enabled by default when the chip goes into HIBERNATE mode in response to nHIB being pulled low.




図 8-8. nHIB Timing Diagram

セクション 8.15.4.1 describes the timing requirements for nHIB.

8.15.4.1 nHIB Timing Requirements

ITEM	NAME	DESCRIPTION	MIN TYP MAX		UNIT	
T _{hib_min}	Minimum hibernate time	Minimum pulse width of nHIB being low ⁽²⁾	10			ms
	Hardware wakeup time plus firmware initialization time	See ⁽¹⁾		50		ms

- (1) If temperature changes by more than 20°C, initialization time from HIB can increase by 200 ms due to radio calibration.
- (2) Ensure that the nHIB pulse width is kept above the minimum requirement under all conditions (such as power up, MCU reset, and so on).



8.15.5 Clock Specifications

The CC3130 device requires two separate clocks for its operation:

- A slow clock running at 32.768 kHz is used for the RTC.
- A fast clock running at 40 MHz is used by the device for the internal processor and the WLAN subsystem.

The device features internal oscillators that enable the use of less-expensive crystals rather than dedicated TCXOs for these clocks. The RTC can also be fed externally to provide reuse of an existing clock on the system and to reduce overall cost.

8.15.5.1 Slow Clock Using Internal Oscillator

The RTC crystal connected on the device supplies the free-running slow clock. The accuracy of the slow clock frequency must be 32.768 kHz ±150 ppm. In this mode of operation, the crystal is tied between RTC_XTAL_P (pin 51) and RTC_XTAL_N (pin 52) with a suitable load capacitance to meet the ppm requirement.




図 8-9. RTC Crystal Connections

セクション 8.15.5.1.1 lists the RTC crystal requirements.

8.15.5.1.1 RTC Crystal Requirements


CHARACTERISTICS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Frequency			32.768		kHz
Frequency accuracy	Initial plus temperature plus aging			±150	ppm
Crystal ESR	32.768 kHz			70	kΩ

Submit Document Feedback

8.15.5.2 Slow Clock Using an External Clock

When an RTC oscillator is present in the system, the CC3130 device can accept this clock directly as an input. The clock is fed on the RTC_XTAL_P line, and the RTC_XTAL_N line is held to V_{IO} . The clock must be a CMOS-level clock compatible with V_{IO} fed to the device.

8-10 shows the external RTC input connection.



Copyright © 2017, Texas instruments incorporate

図 8-10. External RTC Input

セクション 8.15.5.2.1 lists the external RTC digital clock requirements.

8.15.5.2.1 External RTC Digital Clock Requirements


	CHARACTERIS	гісѕ	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Frequency				32768		Hz
	Frequency accura (Initial plus temper				±150		ppm
t _r , t _f	Input transition tim (10% to 90%)	e t _r , t _f				100	ns
	Frequency input d	uty cycle		20%	50%	80%	
V _{ih}	Slow clock input ve	altaga limita	Square wave, DC coupled	0.65 × V _{IO}		V _{IO}	V
V _{il}	Slow clock input vi	ollage illillis	Square wave, DC coupled	0		0.35 × V _{IO}	V _{peak}
	Input impedance	Resistance		1			ΜΩ
		Capacitance				5	pF



8.15.5.3 Fast Clock (Fref) Using an External Crystal

The CC3130 device also incorporates an internal crystal oscillator to support a crystal-based fast clock. The crystal is fed directly between WLAN_XTAL_P (pin 23) and WLAN_XTAL_N (pin 22) with suitable loading capacitors.

図 8-11 shows the crystal connections for the fast clock.



A. The crystal capacitance must be tuned to ensure that the PPM requirement is met. See CC31xx & CC32xx Frequency Tuning for information on frequency tuning.

図 8-11. Fast Clock Crystal Connections

セクション 8.15.5.3.1 lists the WLAN fast-clock crystal requirements.

8.15.5.3.1 WLAN Fast-Clock Crystal Requirements

CHARACTERISTICS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Frequency			40		MHz
Frequency accuracy	Initial plus temperature plus aging			±20	ppm
Crystal ESR	40 MHz			60	Ω

Submit Document Feedback

8.15.5.4 Fast Clock (F_{ref}) Using an External Oscillator

The CC3130 device can accept an external TCXO/XO for the 40-MHz clock. In this mode of operation, the clock is connected to WLAN_XTAL_P (pin 23). WLAN_XTAL_N (pin 22) is connected to GND. The external TCXO/XO can be enabled by TCXO_EN (pin 21) from the device to optimize the power consumption of the system.

If the TCXO does not have an enable input, an external LDO with an enable function can be used. Using the LDO improves noise on the TCXO power supply.

8-12 shows the connection.




図 8-12. External TCXO Input

セクション 8.15.5.4.1 lists the external F_{ref} clock requirements.

8.15.5.4.1 External F_{ref} Clock Requirements (-40°C to +85°C)

	CHARACTERIS	TICS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Frequency				40.00		MHz
	Frequency accura (Initial plus temper					±20	ppm
	Frequency input d	uty cycle		45%	50%	55%	
V _{pp}	Clock voltage limit	s	Sine or clipped sine wave, AC coupled	0.7		1.2	V_{pp}
			at 1 kHz			-125	
	Phase noise at 40	MHz	at 10 kHz			-138.5	dBc/Hz
			at 100 kHz			-143	
	Input impedance	Resistance		12			kΩ
	mput impedance	Capacitance				7	pF



8.15.6 Interfaces

This section describes the interfaces that are supported by the CC3130 device:

- Host SPI
- Flash SPI
- · Digital IO

8.15.6.1 Host SPI Interface Timing




図 8-13. Host SPI Interface Timing

セクション 8.15.6.1.1 lists the Host SPI interface timing parameters.

8.15.6.1.1 Host SPI Interface Timing Parameters

PARAMETER NUMBER		DESCRIPTION	MIN	MAX	UNIT
T1	F ⁽¹⁾	Clock frequency at V _{BAT} = 3.3 V		20	MHz
''	F	Clock frequency at V _{BAT} ≤ 2.1 V		12	IVITZ
T2	t _{clk} ⁽¹⁾ ⁽²⁾	Clock period	50		ns
T3	t _{LP} ⁽¹⁾	Clock low period		25	ns
T4	t _{HT} ⁽¹⁾	Clock high period		25	ns
T5	D ⁽¹⁾	Duty cycle	45%	55%	
T6	t _{IS} ⁽¹⁾	RX data setup time	4		ns
T7	t _{IH} ⁽¹⁾	RX data hold time	4		ns
Т8	t _{OD} (1)	TX data output delay		20	ns
Т9	t _{OH} ⁽¹⁾	TX data hold time		24	ns

- (1) The timing parameter has a maximum load of 20 pF at 3.3 V.
- (2) Ensure that nCS (active-low signal) is asserted 10 ns before the clock is toggled. nCS can be deasserted 10 ns after the clock edge.

Submit Document Feedback

8.15.6.2 Flash SPI Interface Timing

図 8-14 shows the Flash SPI interface timing diagram.




図 8-14. Flash SPI Interface Timing

セクション 8.15.6.2.1 lists the Flash SPI interface timing parameters.

8.15.6.2.1 Flash SPI Interface Timing Parameters

PARAMETER NUMBER		DESCRIPTION	MIN	MAX	UNIT
T1	F	Clock frequency		20	MHz
T2	t _{clk}	Clock period	50		ns
Т3	t _{LP}	Clock low period		25	ns
T4	t _{HT}	Clock high period		25	ns
T5	D	Duty cycle	45%	55%	
T6	t _{IS}	RX data setup time	1		ns
T7	t _{IH}	RX data hold time	2		ns
Т8	t _{OD}	TX data output delay		8.5	ns
Т9	t _{OH}	TX data hold time		8	ns



8.15.6.3 DIO Interface Timing

Note

Digital IOs on CC3130 refers to antenna select, hostless mode, and BLE/2.4 GHz coexistence IOs not general purpose IOs

8-15 shows the DIO timing diagram.




図 8-15. DIO Timing Diagram

8.15.6.3.1 DIO Output Transition Time Parameters (V_{supply} = 3.3 V)

セクション 8.15.6.3.1.1 lists the DIO output transition times for V_{supply} = 3.3 V.

8.15.6.3.1.1 DIO Output Transition Times $(V_{supply} = 3.3 \text{ V})^{(1)}$

DRIVE STRENGTH (mA)	DRIVE STRENGTH CONTROL BITS	t _r			t _f			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
2 ⁽²⁾	2MA_EN=1	8.0	9.3	10.7	8.2	9.5	11.0	ns
	4MA_EN=0				0.2			
4(2)	2MA_EN=0	6.6	7.1	7.6	4.7	5.2	5.8	ns
	4MA_EN=1				4.7	5.2		
6	2MA_EN=1	3.2	3.5	3.7	2.3	2.6	2.9	ns
	4MA_EN=1				2.3	2.0		

⁽¹⁾ $V_{\text{supply}} = 3.3 \text{ V}, T = 25^{\circ}\text{C}, \text{ total pin load} = 30 \text{ pF}$

8.15.6.3.2 DIO Input Transition Time Parameters

セクション 8.15.6.3.2.1 lists the input transition time parameters.

8.15.6.3.2.1 DIO Input Transition Time Parameters

PARAMETERS		MIN	MAX	UNIT
t _r	Input transition time (t_r , t_f), 10% to 90%	1	3	ns
t _f		1	3	ns

Submit Document Feedback

⁽²⁾ The 2-mA and 4-mA drive strength does not apply to the COEX I/O pins. Pins configured as COEX lines are invariably driven at 6 mA.

8.16 External Interfaces

8.16.1 SPI Flash Interface

The external serial Flash stores the user profiles and firmware patch updates. The CC3130 device acts as a master in this case; the SPI serial Flash acts as the slave device. This interface can work up to a speed of 20 MHz.

8-16 shows the SPI Flash interface.




図 8-16. SPI Flash Interface

表 8-4 lists the SPI Flash interface pins.

表 8-4. SPI Flash Interface

PIN NAME	DESCRIPTION
FLASH_SPI_CLK	Clock (up to 20 MHz) CC3130 device to serial Flash
FLASH_SPI_CS	CS signal from CC3130 device to serial Flash
FLASH_SPI_MISO	Data from serial Flash to CC3130 device
FLASH_SPI_MOSI	Data from CC3130 device to serial Flash

8.16.2 SPI Host Interface

The device interfaces to an external host using the SPI interface. The CC3130 device can interrupt the host using the HOST_INTR line to initiate the data transfer over the interface. The SPI host interface can work up to a speed of 20 MHz.




図 8-17. SPI Host Interface

表 8-5 lists the SPI host interface pins.

表 8-5. SPI Host Interface

PIN NAME	DESCRIPTION
HOST_SPI_CLK	Clock (up to 20 MHz) from MCU host to CC3130 device
HOST_SPI_nCS	CS (active low) signal from MCU host to CC3130 device
HOST_SPI_MOSI	Data from MCU host to CC3130 device
HOST_INTR	Interrupt from CC3130 device to MCU host
HOST_SPI_MISO	Data from CC3130 device to MCU host
nHIB	Active-low signal that commands the CC3130 device to enter hibernate mode (lowest power state)

8.16.3 Host UART Interface

The SimpleLink device requires the UART configuration described in 表 8-6.

表 8-6. SimpleLink™ UART Configuration

PROPERTY	SUPPORTED CC3130 CONFIGURATION
Baud rate	115200 bps, no auto-baud rate detection, can be changed by the host up to 3 Mbps using a special command
Data bits	8 bits
Flow control	CTS/RTS
Parity	None
Stop bits	1
Bit order	LSBit first
Host interrupt polarity	Active high
Host interrupt mode	Rising edge or level 1
Endianness	Little-endian only ⁽¹⁾

⁽¹⁾ The SimpleLink device does not support automatic detection of the host length while using the UART interface.

8.16.3.1 5-Wire UART Topology

⊠ 8-18 shows the typical 5-wire UART topology comprised of four standard UART lines plus one IRQ line from the device to the host controller to allow efficient low-power mode.

This topology is recommended because the configuration offers the maximum communication reliability and flexibility between the host and the SimpleLink device.




図 8-18. 5-Wire UART Topology

8.16.3.2 4-Wire UART Topology

The 4-wire UART topology eliminates the host IRQ line (see 🗵 8-19). Using this topology requires meeting one of the following conditions:

- The host is always awake or active.
- The host goes to sleep, but the UART module has receiver start-edge detection for auto wakeup and does not lose data.




図 8-19. 4-Wire UART Configuration

8.16.3.3 3-Wire UART Topology

The 3-wire UART topology requires only the following lines (see ⊠ 8-20):

- RX
- TX
- CTS




図 8-20. 3-Wire UART Topology

Using this topology requires meeting one of the following conditions:

- The host always stays awake or active.
- The host goes to sleep but the UART module has receiver start-edge detection for auto-wake-up and does not lose data.
- The host can always receive any amount of data transmitted by the SimpleLink™ device because there is no flow control in this direction.

Because there is no full flow control, the host cannot stop the SimpleLink™ device to send its data; thus, the following parameters must be carefully considered:

- Maximum baud rate
- RX character interrupt latency and low-level driver jitter buffer
- · Time consumed by the user's application



9 Detailed Description

9.1 Overview

Connect any microcontroller (MCU) to the Internet of Things (IoT) with the CC3130 device from Texas Instruments[™]. The CC3130 Wi-Fi[®] Internet-on-a chip[™] device contains an Arm[®] Cortex[®]-M3 MCU dedicated to wi-fi and internet protocols, in order to offload networking activities from the host MCU. The subsystem includes an 802.11b/g/n radio, baseband, and MAC with a powerful crypto engine for fast, secure Internet connections with 256-bit encryption and a built in power management for best in class low power performance. The CC3130 device supports station, AP, and Wi-Fi Direct[®] modes. The device also supports WPA2[™] personal and enterprise security, WPS 2.0, and WPA3[™] personal and enterprise security ⁴. The Wi-Fi network processor includes an embedded IPv6 and IPv4 TCP/IP stack.

9.2 Device Features

9.2.1 WLAN

The WLAN features are as follows:

• 802.11b/g/n integrated radio, modem, and MAC supporting WLAN communication as a BSS station, AP, Wi-Fi Direct client, and group owner with CCK and OFDM rates in the 2.4 GHz band (channels 1 through 13).

Note

802.11n is supported only in Wi-Fi® station and Wi-Fi Direct®.

- The automatically calibrated radio with a single-ended 50-Ω interface enables easy connection to the antenna without requiring expertise in radio circuit design.
- Advanced connection manager with multiple user-configurable profiles stored in serial flash allows automatic
 fast connection to an access point without user or host intervention.
- Supports all common Wi-Fi security modes for personal and enterprise networks with on-chip security accelerators, including: WEP, WPA/WPA2 PSK, WPA2 Enterprise (802.1x), WPA3 Personal and WPA3 Enterprise.
- Smart provisioning options deeply integrated within the device providing a comprehensive end-to-end solution. With elaborate events notification to the host, enabling the application to control the provisioning decision flow. The wide variety of Wi-Fi provisioning methods include:
 - Access Point with HTTP server
 - WPS Wi-Fi Protected Setup, supporting both push button and pin code options.
 - SmartConfig[™] Technology: TI proprietary, easy to use, one-step, one-time process used to connect a CC3130-enabled device to the home wireless network.
- 802.11 transceiver mode allows transmitting and receiving of proprietary data through a socket The 802.11 transceiver mode provides the option to select the working channel, rate, and transmitted power. The receiver mode works with the filtering options.
- · Antenna selection for best connection
- BLE/2.4 GHz radio coexistence mechanism to avoid interference

Product Folder Links: CC3130

Supported from Service Pack v4.5.0.11-3.1.0.5-3.1.0.25. Limited to STA mode only.

9.2.2 Network Stack

The Network Stack features are as follows:

 Integrated IPv4, IPv6 TCP/IP stack with BSD socket APIs for simple Internet connectivity with any MCU, microprocessor, or ASIC

Note

Not all APIs are 100% BSD compliant. Not all BSD APIs are supported.

- Support of 16 simultaneous TCP, UDP, RAW, SSL\TLS sockets
- Built-in network protocols:
 - Static IP, LLA, DHCPv4, DHCPv6 with DAD and stateless autoconfiguration
 - ARP, ICMPv4, IGMP, ICMPv6, MLD, ND
 - DNS client for easy connection to the local network and the Internet
- Built-in network applications and utilities:
 - HTTP/HTTPS
 - Web page content stored on serial flash
 - · RESTful APIs for setting and configuring application content
 - Dynamic user callbacks
 - Service discovery: Multicast DNS service discovery lets a client advertise its service without a centralized server. After connecting to the access point, the CC3130 device provides critical information, such as device name, IP, vendor, and port number.
 - DHCP server
 - Ping

表 9-1 describes the NWP features.

表 9-1. NWP Features

Feature	Description									
	802.11b/g/n station									
Wi-Fi standards	802.11b/g AP supporting up to four stations									
	Wi-Fi Direct client and group owner									
Wi-Fi channels	4 GHz ISM									
Channel Bandwidth	20 MHz									
Wi-Fi security	WEP, WPA/WPA2 PSK, WPA2 enterprise (802.1x), WPA3 personal and enterprise (1)									
Wi-Fi provisioning	SmartConfig technology, Wi-Fi protected setup (WPS2), AP mode with internal HTTP web server									
IP protocols	IPv4/IPv6									
IP addressing	tatic IP, LLA, DHCPv4, DHCPv6 with DAD									
Cross layer	RP, ICMPv4, IGMP, ICMPv6, MLD, NDP									
	UDP, TCP									
Transport	SSLv3.0/TLSv1.0/TLSv1.1/TLSv1.2									
	RAW									
	Ping									
Network applications and utilities	HTTP/HTTPS web server									
	mDNS									
	DNS-SD									
	DHCP server									
Host interface	UART/SPI									

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



表 9-1. NWP Features (continued)

Feature	Description						
	Device identity						
Security	Trusted root-certificate catalog						
	TI root-of-trust public key						
Power management	Enhanced power policy management uses 802.11 power save and deep-sleep power modes						
	Transceiver						
Other	Programmable RX filters with event-trigger mechanism						
	Rx Metrics for tracking the surrounding RF environment						

(1) Supported from Service Pack v4.5.0.11-3.1.0.5-3.1.0.25. Limited to STA mode only.

9.2.3 Security

The SimpleLink Wi-Fi CC3130 Internet-on-a chip device enhances the security capabilities available for development of IoT devices, while completely offloading these activities from the MCU to the networking subsystem. The security capabilities include the following key features:

Code and Data Security:

- · Secured network information: Network passwords and certificates are encrypted
- · Secured and authenticated service pack: SP is signed based on TI certificate

Wi-Fi and Internet Security:

- Personal and enterprise Wi-Fi security
 - Personal standards
 - AES (WPA2-PSK)
 - TKIP (WPA-PSK)
 - WEP
 - Enterprise standards
 - EAP Fast
 - EAP PEAPv0 MSCHAPv2
 - EAP PEAPv0 TLS
 - EAP PEAPv1 TLS EAP LS
 - EAP TTLS TLS
 - EAP TTLS MSCHAPv2
- Secure HTTP server (HTTPS)
- The Trusted root-certificate catalog verifies that the CA used by the application is trusted and known secure content delivery
- The TI root-of-trust public key is a hardware-based mechanism that allows authenticating TI as the genuine origin of a given content using asymmetric keys
- · Secure content delivery allows file transfer to the system in a secure way on any unsecured tunnel
- Secure sockets
 - Protocol versions: SSL v3/TLS 1.0/TLS 1.1/TLS 1.2
 - On-chip powerful crypto engine for fast, secure Wi-Fi and internet connections with 256-bit AES encryption for TLS and SSL connections
 - Ciphers suites
 - SL_SEC_MASK_SSL_RSA_WITH_RC4_128 SHA
 - SL_SEC_MASK_SSL_RSA_WITH_RC4_128_MD5
 - SL_SEC_MASK_TLS_RSA_WITH_AES_256_CBC_SHA
 - SL_SEC_MASK_TLS_DHE_RSA_WITH_AES_256_CBC_SHA
 - SL_SEC_MASK_TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA
 - SL_SEC_MASK_TLS_ECDHE_RSA_WITH_RC4_128_SHA
 - SL_SEC_MASK_TLS_RSA_WITH_AES_128_CBC_SHA256



- SL_SEC_MASK_TLS_RSA_WITH_AES_256_CBC_SHA256
- SL SEC MASK TLS ECDHE RSA WITH AES 128 CBC SHA256
- · SL SEC MASK TLS ECDHE ECDSA WITH AES 128 CBC SHA256
- · SL SEC MASK TLS ECDHE ECDSA WITH AES 128 CBC SHA
- SL SEC MASK TLS ECDHE ECDSA WITH AES 256 CBC SHA
- SL_SEC_MASK_TLS_RSA_WITH_AES_128_GCM_SHA256
- SL_SEC_MASK_TLS_RSA_WITH_AES_256_GCM_SHA384
- SL SEC MASK TLS DHE RSA WITH AES 128 GCM SHA256
- SL_SEC_MASK_TLS_DHE_RSA_WITH_AES_256_GCM_SHA384
- SL SEC MASK TLS ECDHE RSA WITH AES 128 GCM SHA256
- SL SEC MASK TLS ECDHE RSA WITH AES 256 GCM SHA384
- SL_SEC_MASK_TLS_ECDHE_ECDSA_WITH_AES_128_GCM_SHA256
- SL SEC MASK TLS ECDHE ECDSA WITH AES 256 GCM SHA384
- SL SEC MASK TLS ECDHE ECDSA WITH CHACHA20 POLY1305 SHA256
- SL SEC MASK TLS ECDHE RSA WITH CHACHA20 POLY1305 SHA256
- SL_SEC_MASK_TLS_DHE_RSA_WITH_CHACHA20_POLY1305_SHA256
- Server authentication
- Client authentication
- Domain name verification
- Socket upgrade to secure socket STARTTLS

9.2.4 Host Interface and Driver

- Interfaces over a 4-wire serial peripheral interface (SPI) with any MCU or a processor at a clock speed of 20 MHz.
- Interfaces over UART with any MCU with a baud rate up to 3 Mbps. A low footprint driver is provided for TI MCUs and is easily ported to any processor or ASIC.
- Simple APIs enable easy integration with any single-threaded or multithreaded application.

9.2.5 System

- Works from a single preregulated power supply or connects directly to a battery
- Ultra-low leakage when disabled (hibernate mode) with a current of less than 4 μA with the RTC running
- · Integrated clock sources

9.3 Power-Management Subsystem

The CC3130 power-management subsystem contains DC/DC converters to accommodate the different voltage or current requirements of the system.

- Digital DC/DC (Pin 44): Input: V_{BAT} wide voltage (2.1 to 3.6 V)
- ANA1 DC/DC (Pin 38): Input: V_{BAT} wide voltage (2.1 to 3.6 V)
- PA DC/DC (Pin 39): Input: V_{BAT} wide voltage (2.1 to 3.6 V)

The CC3130 device is a single-chip WLAN radio solution used on an embedded system with a wide-voltage supply range. The internal power management, including DC/DC converters and LDOs, generates all of the voltages required for the device to operate from a wide variety of input sources. For maximum flexibility, the device can operate in the modes described in セクション 9.3.1.

9.3.1 V_{BAT} Wide-Voltage Connection

In the wide-voltage battery connection, the device is powered directly by the battery or preregulated 3.3-V supply. All other voltages required to operate the device are generated internally by the DC/DC converters. This scheme supports wide-voltage operation from 2.1 to 3.6 V and is thus the most common mode for the device.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



9.4 Low-Power Operating Modes

This section describes the low-power modes supported by the device to optimize battery life.

9.4.1 Low-Power Deep Sleep

The low-power deep-sleep (LPDS) mode is an energy-efficient and transparent sleep mode that is entered automatically during periods of inactivity based on internal power optimization algorithms. The device can wake up in less than 3 ms from the internal timer or from any incoming host command. Typical battery drain in this mode is 115 μ A. During LPDS mode, the device retains the software state and certain configuration information. The operation is transparent to the external host; thus, no additional handshake is required to enter or exit LPDS mode. Advanced features of long sleep interval and IoT low power for extending LPDS time for up to 22 seconds while maintaining Wi-Fi connection is also supported

9.4.2 Hibernate

The hibernate mode is the lowest power mode in which all of the digital logic is power-gated. Only a small section of the logic powered directly by the main input supply is retained. The RTC is kept running and the device wakes up once the nHIB line is asserted by the host driver. The wake-up time is longer than LPDS mode at approximately 50 ms. The typical battery drain in this mode is $4.5 \,\mu\text{A}$.

Note

Wake-up time can be extended depending on the service-pack size.

9.4.3 Shutdown

The shutdown mode is the lowest power-mode system-wise. All device logics are off, including the real-time clock (RTC). The wake-up time in this mode is longer than hibernate at approximately 1.1 s. The typical battery drain in this mode is $1 \mu A$.

9.5 Memory

9.5.1 External Memory Requirements

The CC3130 device maintains a proprietary file system on the sFLASH. The CC3130 file system stores the service pack file, system files, configuration files, certificate files, web page files, and user files. By using a format command through the API, users can provide the total size allocated for the file system. The starting address of the file system cannot be set and is always at the beginning of the sFLASH. The applications microcontroller must access the sFLASH memory area allocated to the file system directly through the CC3130 file system. The applications microcontroller must not access the sFLASH memory area directly.

The file system manages the allocation of sFLASH blocks for stored files according to download order, which means that the location of a specific file is not fixed in all systems. Files are stored on sFLASH using human-readable filenames rather than file IDs. The file system API works using plain text, and file encryption and decryption is invisible to the user. Encrypted files can be accessed only through the file system.

All file types can have a maximum of 100 supported files in the file system. All files are stored in 4-KB blocks and thus use a minimum of 4KB of Flash space. Fail-safe files require twice the original size and use a minimum of 8KB. Encrypted files are counted as fail-safe in terms of space. The maximum file size is 1MB.

表 9-2 lists the minimum required memory consumption under the following assumptions:

- System files in use consume 64 blocks (256KB).
- Vendor files are not taken into account.
- Gang image:
 - Storage for the gang image is rounded up to 32 blocks (meaning 128-KB resolution).
 - Gang image size depends on the actual content size of all components. Additionally, the image should be 128-KB aligned so unaligned memory is considered lost. Service pack, system files, and the 128-KB aligned memory are assumed to occupy 256KB.
- All calculations consider that the restore-to-default is enabled.

Submit Document Feedback

表 9-2. Recommended Flash Size

ITEM	CC3130 [KB]
File system allocation table	20
System and configuration files	256
Service Pack	264
Gang image size	256
Total	796
Minimal Flash size	8MBit
Recommended Flash size	16MBit

Note

The maximum supported serial flash size is 32MB (256Mb) (see the *Using Serial Flash on CC3135* and CC3235x SimpleLink™ Wi-Fi® and Internet-of-Things Devices application report).

9.6 Restoring Factory Default Configuration

The device has an internal recovery mechanism that allows rolling back the file system to its predefined factory image or restoring the factory default parameters of the device. The factory image is kept in a separate sector on the sFLASH in a secure manner and cannot be accessed from the host processor. The following restore modes are supported:

- None no factory restore settings
- Enable restore of factory default parameters
- Enable restore of factory image and factory default parameters

The restore process is performed by pulling or forcing SOP[2:0] = 110 pins and toggling the nRESET pin from low to high.

The process is fail-safe and resumes operation if a power failure occurs before the restore is finished. The restore process typically takes about 8 seconds, depending on the attributes of the serial Flash vendor.

9.7 Hostless Mode

The SimpleLink™ Wi-Fi[®] CC3130 device incorporates a scripting ability that enables offloading of simple tasks from the host processor. Using simple and conditional scripts, repetitive tasks can be handled internally, which allows the host processor to remain in a low-power state. In some cases where the scripter is being used to send packets, it reduces code footprint and memory consumption. The *if-this-then-that* style conditioning can include anything from GPIO toggling to transmitting packets.

The conditional scripting abilities can be divided into conditions and actions. The conditions define when to trigger actions. Only one action can be defined per condition, but multiple instances of the same condition may be used, so in effect multiple actions can be defined for a single condition. In total, 16 condition and action pairs can be defined. The conditions can be simple, or complex using sub-conditions (using a combinatorial AND condition between them). The actions are divided into two types, those that can occur during runtime and those that can occur only during the initialization phase.

The following actions can only be performed when triggered by the pre-initialization condition:

- · Set roles AP, station, P2P, and Tag modes
- Delete all stored profiles
- Set connection policy
- Hardware GPIO indication allows an I/O to be driven directly from the WLAN core hardware to indicate internal signaling



The following actions may be activated during runtime:

- Send transceiver packet
- Send UDP packet
- Send TCP packet
- Increment counter increments one of the user counters by 1
- · Set counter allows setting a specific value to a counter
- Timer control
- · Set GPIO allows GPIO output from the device using the internal networking core
- Enter Hibernate state

Note

Consider the following limitations:

- Timing cannot be ensured when using the network scripter because some variable latency will
 apply depending on the utilization of the networking core.
- The scripter is limited to 16 pairs of conditions and reactions.
- Both timers and counters are limited to 8 instances each. Timers are limited to a resolution of 1 second. Counters are 32 bits wide.
- Packet length is limited to the size of one packet and the number of possible packet tokens is limited to 8.

Submit Document Feedback



10 Applications, Implementation, and Layout

Note

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 BLE/2.4 GHz Radio Coexistence

The CC3130 device is designed to support BLE/2.4 GHz radio coexistence. Because WLAN is inherently more tolerant to time-domain disturbances, the coexistence mechanism gives priority to the Bluetooth[®] low energy entity over the WLAN.

The following coexistence modes can be configured by the user:

- · Off mode or intrinsic mode
 - No BLE/2.4 GHz radio coexistence, or no synchronization between WLAN and Bluetooth[®] low energy—in case Bluetooth[®] low energy exists in this mode, collisions can randomly occur.
- Time division multiplexing (TDM, single antenna)
 - In this mode, (see

 10-1) the two entities share the antenna through an RF switch using two GPIOs (one input and one output from the WLAN perspective).
- Time division multiplexing (TDM, dual antenna)
 - in this mode, (see

 10-2) the two entities have separate antennas, No RF switch is required and only a single GPIO (on input from the WLAN persective).



☑ 10-1 shows the single antenna implementation of a complete Bluetooth® low energy and WLAN coexistence network. The Coex switch is controlled by a GPIO signal from the BLE device and a GPIO signal from the CC3130 device.




図 10-1. Single-Antenna Coexistence Mode Block Diagram

☑ 10-2 shows the dual antenna implementation of a complete Bluetooth low energy and WLAN coexistence network. Note in this implementation no Coex switch is required and only a single GPIO from the BLE device to the CC3130 device is required.




図 10-2. Dual-Antenna Coexistence Mode Block Diagram



10.1.2 Antenna Selection

The CC3130 device is designed to also support antenna selection and is controlled from Image Creator. When enabled, there are 3 options possible options:

- ANT 1: When selected, the GPIOs that are defined for antenna selection with set the RF path for antenna 1.
- ANT 2: When selected, the GPIOs that are defined for antenna selection will set the RF path for antenna 2.
- Autoselect: When selected, during a scan and prior to connecting to an AP, CC3130 device will determine the best RF path and select the appropriate antenna ⁵ ⁶. The result is the saved as port of the profile.

☑ 10-3 shows the implementation of a complete Bluetooth[®] low energy and WLAN coexistence network with WLAN and antenna selection. The Coex switch is controlled by a GPIO signal from the BLE device and a GPIO signal from the CC3130 device. The antenna switch is controlled by 2 GPIO lines from the CC3130 device.




図 10-3. Antenna Selection Solution With Coexistence

Submit Document Feedback

When selecting Autoselect via the API, a reset is required in order for the CC3230x device to determine the best antenna for use.

Refer to the UniFlash CC3x20, CC3x35 SimpleLink™ Wi-Fi® and Internet-on-a chip™ Solution ImageCreator and Programming Tool User's Guide for more information.

☑ 10-4 shows the antenna selection implementation for Wi-Fi, with BLE operating on it's own antenna. Note in this implementation no Coex switch is required and only a single GPIO from the BLE device to the CC3130 device is required. The antenna switch is controlled by 2 GPIO lines from the CC3130 device.




図 10-4. Coexistence Solution With Wi-Fi Antenna Selection and Dedicated BLE Antenna

10.1.3 Typical Application

図 10-5 shows the schematic of the engine area for the CC3130 device in the wide-voltage mode of operation, and the optional RF implementations with BLE/2.4GHz coexistence. The corresponding Bill-of-Materials show in 表 10-1. For a full operation reference design, see the CC3235x SimpleLink™ and Internet of Things Hardware Design Files.

Note

The Following guidelines are recommended for implementation of the RF design:

- Ensure an RF path is designed with an impedance of 50 Ω
- Tuning of the antenna impedance π matching network is recommended after manufacturing of the PCB to account for PCB parasitics
- π or L matching and tuning may be required between cascaded passive components on the RF path






図 10-5. CC3130 Engine Area and Optional BLE Coexistence

表 10-1. Bill-of-Materials for CC3130 Engine Area and Optional Coexistence

QUANTI TY	DESIGNATOR	VALUE	MANUFACTUR ER	PART NUMBER	DESCRIPTION			
1	C1	1 μF	MuRata	GRM155R61A105KE15 D	Capacitor, Ceramic, 1 μF, 10 V, ±10%, X5R, 0402			
2	C2, C3	100 μF	Taiyo Yuden	LMK325ABJ107MMHT	Capacitor, Ceramic, 100 μF, 10 V, ±20%, X5R, 1210			
3	C4, C5, C6	4.7 µF	TDK	C1005X5R0J475M050B C	Capacitor, Ceramic, 4.7 μF, 6.3 V, ±20%, X5R, 0402			
10	C7, C8, C9, C11, C12, C13, C18, C19, C21, C22	0.1 μF	TDK	C1005X5R1A104K050B A	Capacitor, Ceramic, 0.1 μF, 10 V, ±10%, X5R, 0402			
3	C10, C17, C20	10 μF	MuRata	GRM188R60J106ME47 D	Capacitor, Ceramic, 10 μF, 6.3 V, ±20%, X5R, 0603			
2	C14, C15	22 μF	TDK	C1608X5R0G226M080A A	Capacitor, Ceramic, 22 μF, 4 V, ±20%, X5R, 0603			
1	C16	1 μF	TDK	C1005X5R1A105K050B B	Capacitor, Ceramic, 1 μF, 10 V, ±10%, X5R, 0402			
2	C23, C24	10 pF	MuRata	GRM1555C1H100JA01 D	Capacitor, Ceramic, 10 pF, 50 V, ±5%, C0G/NP0, 0402			
2	C25, C26	6.2 pF	MuRata	GRM1555C1H6R2CA01 D	Capacitor, Ceramic, 6.2 pF, 50 V, ±5%, C0G/NP0, 0402			
1	C27	0.5 pF	MuRata	GRM1555C1HR50BA01 D	Capacitor, Ceramic, 0.5 pF, 50 V, ±20%, C0G/NP0, 0402			

表 10-1. Bill-of-Materials for CC3130 Engine Area and Optional Coexistence (continued)

	30 10 11 2 111 01			=gc / ca aa Op	tional ockistence (continued)				
QUANTI TY	DESIGNATOR	VALUE	MANUFACTUR ER	PART NUMBER	DESCRIPTION				
3	C28 ⁽¹⁾ , C29 ⁽¹⁾ , C30 ⁽¹⁾	68 pF	MuRata	GRM0335C1H680JA1D	CAP, CERM, 68 pF, 50 V, +/- 5%, C0G/NP0, 0201				
2	C31 ⁽¹⁾ , C32 ⁽¹⁾	100 pF	Yageo	CC0201JRNPO8BN101	CAP, CERM, 100 pF, 25 V, +/- 5%, C0G/NP0, 0201				
1	E1	2.45- GHz Antenna	Taiyo Yuden	AH316M245001-T	ANT Bluetooth W-LAN Zigbee®, SMD				
1	FL1	1.02 dB	TDK	DEA202450BT-1294C1- H	Multilayer Chip Band Pass Filter For 2.4 GHz W-LAN/Bluetooth, SMD				
1	L1	3.3 nH	MuRata	LQG15HS3N3S02D	Inductor, Multilayer, Air Core, 3.3 nH, 0.3 A, 0.17 ohm, SMD				
2	L2, L4	2.2 µH	MuRata	LQM2HPN2R2MG0L	Inductor, Multilayer, Ferrite, 2.2 µH, 1.3 A, 0.08 ohm, SMD				
1	L3	1 μH	MuRata	LQM2HPN1R0MG0L	Inductor, Multilayer, Ferrite, 1 µH, 1.6 A, 0.055 ohm, SMD				
1	R1, R8	10 k	Vishay-Dale	CRCW040210K0JNED	Resistor, 10 k, 5%, 0.063 W, 0402				
13	R2, R3, R4, R5, R9 ⁽¹⁾ , R10 ⁽¹⁾ , R11, R12, R13, R14, R15, R16, R17	100 k	Vishay-Dale	CRCW0402100KJNED	Resistor, 100 k, 5%, 0.063 W, 0402				
1	R6	2.7 k	Vishay-Dale	CRCW04022K70JNED	Resistor, 2.7 k, 5%, 0.063 W, 0402				
1	R7	270	Vishay-Dale	CRCW0402270RJNED	Resistor, 270, 5%, 0.063 W, 0402				
1	U1	MX25R	Macronix International Co., LTD	MX25R3235FM1IL0	Ultra-Low Power, 32-Mbit [x 1/x 2/x 4] CMOS MXSMIO (Serial Multi I/O) Flash Memory, SOP-8				
1	U2	CC3130	Texas Instruments	CC3130RNMRGKR	SimpleLink™ Wi-Fi [®] Wireless Ntework Processor, RGK0064B				
1	U3 ⁽¹⁾	SPDT Switch	Richwave	RTC6608OSP	0.03 GHz-6 GHz SPDT Switch				
1	Y1	Crystal	Abracon Corportation	ABS07-32.768KHZ-9-T	Crystal, 32.768 KHz, 9PF, SMD				
1	Y2	Crystal	Epson	Q24FA20H0039600	Crystal, 40 MHz, 8pF, SMD				
	1	1	1						

⁽¹⁾ If the BLE/2.4 GHz Coexistence features is not used, these components are not required.



10.2 PCB Layout Guidelines

This section details the PCB guidelines to speed up the PCB design using the CC3130 VQFN device. Follow these guidelines ensures that the design will minimize the risk with regulatory certifications including FCC, ETSI, and CE. For more information, see CC3120 and CC3220 SimpleLink™ Wi-Fi® and IoT Solution Layout Guidelines.

10.2.1 General PCB Guidelines

Use the following PCB guidelines:

- Verify the recommended PCB stackup in the PCB design guidelines, as well as the recommended layers for signals and ground.
- Ensure that the VQFN PCB footprint follows the information in .
- Ensure that the VQFN PCB GND and solder paste follow the recommendations provided in CC3120 and CC3220 SimpleLink™ Wi-Fi® and IoT Solution Layout Guidelines.
- Decoupling capacitors must be as close as possible to the VQFN device.

10.2.2 Power Layout and Routing

Three critical DC/DC converters must be considered for the CC3130 device.

- Analog DC/DC converter
- PA DC/DC converter
- Digital DC/DC converter

Each converter requires an external inductor and capacitor that must be laid out with care. DC current loops are formed when laying out the power components.

10.2.2.1 Design Considerations

The following design guidelines must be followed when laying out the CC3130 device:

- Ground returns of the input decoupling capacitors (C11, C13, and C19) should be routed on Layer 2 using thick traces to isolate the RF ground from the noisy supply ground. This step is also required to meet the IEEE spectral mask specifications.
- Maintain the thickness of power traces to be greater than 12 mils. Take special consideration for power amplifier supply lines (pin 33, 40, 41, and 42), and all input supply pins (pin 37, 39, and 44).
- Ensure the shortest grounding loop for the PLL supply decoupling capacitor (pin 24).
- Place all decoupling capacitors as close to the respective pins as possible.
- Power budget—the CC3130 device can consume up to 450 mA for 3.3 V, 670 mA for 2.1 V, for 24 ms during the calibration cycle.
- Ensure the power supply is designed to source this current without any issues. The complete calibration (TX and RX) can take up to 17 mJ of energy from the battery over a time of 24 ms.
- The CC3130 device contains many high-current input pins. Ensure the trace feeding these pins can handle the following currents:
 - VIN DCDC PA input (pin 39) maximum 1 A
 - VIN_DCDC_ANA input (pin 37) maximum 600 mA
 - VIN_DCDC_DIG input (pin 44) maximum 500 mA
 - DCDC_PA_SW_P (pin 40) and DCDC_PA_SW_N (pin 41) switching nodes maximum 1 A
 - DCDC PA OUT output node (pin 42) maximum 1 A
 - DCDC ANA SW switching node (pin 38) maximum 600 mA
 - DCDC DIG SW switching node (pin 43) maximum 500 mA
 - VDD PA IN supply (pin 33) maximum 500 mA






図 10-6. Ground Returns for Input Capacitors



10.2.3 Clock Interface Guidelines

The following guidelines are for the slow clock:

- The 32.768-kHz crystal must be placed close to the VQFN package.
- Ensure that the load capacitance is tuned according to the board parasitics to the frequency tolerance within ±150 ppm.
- The ground plane on layer two is solid below the trace lanes, and there is ground around these traces on the top layer.

The following guidelines are for the fast clock:

- The 40-MHz crystal must be placed close to the VQFN package.
- Ensure that the load capacitance is tuned according to the board parasitics to the frequency tolerance within ±10 ppm at room temperature. The total frequency across parts, temperature, and with aging must be ±25 ppm to meet the WLAN specification.
- To avoid noise degradation, ensure that no high-frequency lines are routed close to the routing of the crystal pins.
- Ensure that crystal tuning capacitors are close to the crystal pads.
- Both traces (XTAL_N and XTAL_P) should be as close as possible to parallel and approximately the same length.
- The ground plane on layer two is solid below the trace lines, and there should be ground around these traces on the top layer.
- For frequency tuning, see CC31xx & CC32xx Frequency Tuning.

10.2.4 Digital Input and Output Guidelines

The following guidelines are for the digital I/Os:

- · Route SPI and UART lines away from any RF traces.
- Keep the length of the high-speed lines as short as possible to avoid transmission line effects.
- Keep the line lower than 1/10 of the rise time of the signal to ignore transmission line effects (required if the
 traces cannot be kept short). Place the resistor at the source end closer to the device that is driving the
 signal.
- Add a series-terminating resistor for each high-speed line (for example, SPI_CLK or SPI_DATA) to match the
 driver impedance to the line. Typical terminating-resistor values range from 27 to 36 Ω for a 50-Ω line
 impedance.
- Route high-speed lines with a continuous ground reference plane below it to offer good impedance throughout. This routing also helps shield the trace against EMI.
- Avoid stubs on high-speed lines to minimize the reflections. If the line must be routed to multiple locations, use a separate line driver for each line.
- If the lines are longer compared to the rise time, add series-terminating resistors near the driver for each high-speed line to match the driver impedance to the line. Typical terminating-resistor values range from 27 to 36 Ω for a 50-Ω line impedance.

Submit Document Feedback



10.2.5 RF Interface Guidelines

The following guidelines are for the RF interface. Follow guidelines specified in the vendor-specific antenna design guides (including placement of the antenna). Also see CC3120 and CC3220 SimpleLink™ Wi-Fi® and IoT Solution Layout Guidelines for general antenna guidelines.

- Ensure that the antenna is matched for $50-\Omega$. A π -matching network is recommended. Ensure that the π pad is available for tuning the matching network after PCB manufacture.
- Ensure that the area underneath the BPFs pads have a solid plane on layer 2 and that the minimum filter requirements are met.
- Verify that the Wi-Fi RF trace is a 50-Ω, impedance-controlled trace with a reference to solid ground.
- The RF trace bends must be made with gradual curves. Avoid 90-degree bends.
- The RF traces must not have sharp corners.
- There must be no traces or ground under the antenna section.
- The RF traces must have via stitching on the ground plane beside the RF trace on both sides.
- For optimal antenna performance, ensure adequate ground plane around the antenna on all layers.
- Ensure RF connectors for conducted testing are isolated from the top layer ground using vias.
- · Maintain a controlled pad to trace shapes using filleted edges if necessary to avoid mismatch.



11 Device and Documentation Support

11.1 Tools and Software

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed in this section.

For the most up-to-date list of development tools and software, see the CC3130 Design & development page. Users can also click the "Alert Me" button on the top right corner of the CC3130 Design & development page to stay informed about updates related to the CC3130 device.

Development Tools

SimpleLink™ Wi-Fi® Starter Pro

The supported devices are: CC3100, CC3200, CC3120R, CC3220x, CC3130, and CC3235x.

The SimpleLink™ Wi-Fi® Starter Pro mobile App is a new mobile application for SimpleLink™ provisioning. The app goes along with the embedded provisioning library and example that runs on the device side (see *SimpleLink™ Wi-Fi® SDK plugin* and *TI SimpleLink™ CC32XX Software Development Kit (SDK)*). The new provisioning release is a TI recommendation for Wi-Fi provisioning using SimpleLink™ Wi-Fi® products. The provisioning release implements advanced AP mode and SmartConfig™ technology provisioning with feedback and fallback options to ensure successful process has been accomplished. Customers can use both embedded library and the mobile library for integration to their end products.

SimpleLink™ Wi-Fi[®] SDK plugin

The CC3130 device is supported.

The CC3130 SDK contains drivers, many sample applications for Wi-Fi[®] features and internet, and documentation needed to use the CC3130 Internet-on-a chip™ solution. This SDK can be used with TI's MSP432P401R LaunchPad™, or SimpleLink™ Studio, a PC tool that allows MCU development with the CC3130 device. You can also use the SDK as example code for any platform. All sample applications in the SDK are supported on TI's MSP432P401R ultra-low power MCUs with Code Composer Studio™ IDE and TI RTOS. In addition, many of the applications support IAR.

SimpleLink™ Studio for CC31xx

The CC31xx device is supported.

SimpleLink™ Studio for CC31xx is a Windows®-based software tool used to aid in the development of embedded networking applications and software for microcontrollers. Using SimpleLink™ Studio for CC31xx, embedded software developers can develop and test applications using any desktop IDE, such as Visual Studio or Eclipse, and connect their applications to the cloud using the CC31xx BoosterPack™ Plug-in Module. The application can then be easily ported to any microcontroller. With the SimpleLink™ Wi-Fi® CC31xx solution, customers now have the flexibility to add Wi-Fi® to any microcontroller (MCU). This Internet-on-a-chip solution contains all you need to easily create IoT solutions: security, quick connection, cloud support, and more. For more information on CC31xx devices, visit SimpleLink™ Wi-Fi® solutions.



SimpleLink™ Wi-Fi[®] Radio Testing Tool

The supported devices are: CC3100, CC3200, CC3120R, CC3220, CC3130, CC3135, CC3230x, and CC3235x.

The SimpleLink™ Wi-Fi® Radio Testing Tool is a Windows-based software tool for RF evaluation and testing of SimpleLink™ Wi-Fi® CC3x20 and CC3x35 designs during development and certification. The tool enables low-level radio testing capabilities by manually setting the radio into transmit or receive modes. Using the tool requires familiarity and knowledge of radio circuit theory and radio test methods.

Created for the internet-of-things (IoT), the SimpleLink™ Wi-Fi® CC31xx and CC32xx family of devices include on-chip Wi-Fi®, Internet, and robust security protocols with no prior Wi-Fi® experience needed for faster development. For more information on these devices, visit SimpleLink™ Wi-Fi® family, Internet-on-a chip™ solutions.

UniFlash Standalone
Flash Tool for TI
Microcontrollers
(MCU), Sitara™
Processors and
SimpleLink™ Devices

CCS UniFlash is a standalone tool used to program on-chip flash memory on TI MCUs and on-board flash memory for Sitara[™] processors. UniFlash has a GUI, command line, and scripting interface. CCS UniFlash is available free of charge.

TI Designs and Reference Designs

The TI Designs Reference Design Library is a robust reference design library spanning analog, embedded processor, and connectivity. Created by TI experts to help you jumpstart your system design, all TI Designs include schematic or block diagrams, BOMs, and design files to speed your time to market.

11.2 Firmware Updates

TI updates features in the service pack for this module with no published schedule. Due to the ongoing changes, TI recommends that the user has the latest service pack in their module for production.

To stay informed, click the SDK "Alert me" button the top right corner of the product page, or visit SimpleLink™ Wi-Fi® SDK plugin.

11.3 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of the CC3130 device and support tools (see ☒ 11-1).

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback






図 11-1. CC3130 Device Nomenclature

11.4 Documentation Support

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com (CC3130). In the upper right corner, click the "Alert me" button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document. The current documentation that describes the processor, related peripherals, and other technical collateral follows.

The following documents provide support for the CC3130 device.

Application Reports

CC3135 and CC3235 SimpleLink ™ CC3135 and CC3235 SimpleLink Wi-Fi Embedded Programming User Wi-Fi® Embedded Programming User Guide

System Power Management

SimpleLink™ CC3135, CC3235 Wi-Fi® This application report describes the best practices for power Internet-on-a chip™ Networking Sub- management and extended battery life for embedded low-power Wi-Fi devices such as the SimpleLink Wi-Fi Internet-on-a chip solution from Texas Instruments.

Security Features

SimpleLink™ CC31xx, CC32xx Wi-Fi® The SimpleLink Wi-Fi CC31xx and CC32xx Internet-on-a chip family of Internet-on-a chip™ Solution Built-In devices from Texas Instruments offer a wide range of built-in security features to help developers address a variety of security needs, which is achieved without any processing burden on the main microcontroller (MCU). This document describes these security-related features and provides recommendations for leveraging each in the context of practical system implementation.

Update

SimpleLink™ CC3135, CC3235 Wi-Fi® This document describes the OTA library for the SimpleLink Wi-Fi and Internet-of-Things Over-the-Air CC3x35 family of devices from Texas Instruments and explains how to prepare a new cloud-ready update to be downloaded by the OTA library.

Provisioning

SimpleLink™ CC3135, CC3235 Wi-Fi® This guide describes the provisioning process, which provides the Internet-on-a chip™ Solution Device SimpleLink Wi-Fi device with the information (network name, password, and so forth) needed to connect to a wireless network.

Transfer of TI's Wi-Fi® SimpleLink™

Alliance This document explains how to employ the Wi-Fi® Alliance (WFA) Certifications to Products Based on derivative certification transfer policy to transfer a WFA certification, already obtained by Texas Instruments, to a system you have developed.

Internet-of-Things Devices

Using Serial Flash on SimpleLink™ This application note is divided into two parts. The first part provides CC3135 and CC3235 Wi-Fi® and important guidelines and best- practice design techniques to consider when choosing and embedding a serial Flash paired with the CC3135 and CC3235 (CC3x35) devices. The second part describes the file system, along with guidelines and considerations for system designers working with the CC3x35 devices.

User's Guides

SimpleLink ™ Wi-Fi[®] CC32xx Network Processor

and This document provides software (SW) programmers with all of the required Internet-of-Things CC31xx and knowledge for working with the networking subsystem of the SimpleLink Wi-Fi devices. This guide provides basic guidelines for writing robust, optimized networking host applications, and describes the capabilities of the networking subsystem. The quide contains some example code snapshots, to give users an idea of how to work with the host driver. More comprehensive code examples can be found in the formal software development kit (SDK). This quide does not provide a detailed description of the host driver APIs.



Layout Guidelines

SimpleLink™ Wi-Fi® CC3135 This document provides the design guidelines of the 4-layer PCB used for the and CC3235 and IoT Solution CC3135 and CC3235 SimpleLink Wi-Fi family of devices from Texas Instruments. The CC3135 and CC3235 devices are easy to lay out and are available in quad flat no-leads (QFNS) packages. When designing the board, follow the suggestions in this document to optimize performance of the board.

Kit (BOOSTXL-CC3130)

SimpleLink ™ Wi-Fi® CC3130 The SimpleLink Wi-Fi CC3130 wireless network processor from Texas BoosterPack ™ Development Instruments ™ provides users the flexibility to add Wi-Fi to any MCU. This user's guide explains the various configurations of the CC3130 BoosterPack™ Plug-In Module.

Wi-Fi[®] SimpleLink ™ Tool

and The Radio Tool serves as a control panel for direct access to the radio, and can Internet-on-a chip ™ CC3135 be used for both the radio frequency (RF) evaluation and for certification and CC3235 Solution Radio purposes. This guide describes how to have the tool work seamlessly on Texas Instruments evaluation platforms such as the BoosterPack plus FTDI emulation board for CC3235 devices, and the LaunchPad for CC3235 devices.

Mobile Applications

SimpleLink™ Wi-Fi® CC3135 This guide describes TI's SimpleLink Wi-Fi provisioning solution for mobile and CC3235 Provisioning for applications, specifically on the usage of the Android™ and IOS® building blocks for UI requirements, networking, and provisioning APIs required for building the mobile application.

More Literature

CC3x35 SimpleLink™ Wi-Fi® Hardware Design Checklist CC3130 SimpleLink™ WI-Fi® BoosterPack™ Design Files

11.5 Trademarks

WPA3[™], WPA[™], WPA2[™], are trademarks of Wi-Fi Alliance.

E2E[™], Internet-on-a chip[™], Texas Instruments[™], SmartConfig[™], LaunchPad[™], Code Composer Studio[™], BoosterPack[™], and Sitara[™] are trademarks of Texas Instruments.

Android[™] is a trademark of Google LLC.

Wi-Fi®, Wi-Fi Alliance®, and Wi-Fi Direct® are registered trademarks of Wi-Fi Alliance.

ARM® and Cortex® are registered trademarks of Arm Limited.

Zigbee® is a registered trademark of Zigbee Alliance.

Windows® is a registered trademark of Microsoft Inc.

IOS® is a registered trademark of Cisco.

すべての商標は、それぞれの所有者に帰属します。

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



12.1 Package Option Addendum

12.1.1 Packaging Information

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish ⁽³⁾	MSL Peak Temp (4)	Op Temp (°C)	Device Marking ^{(5) (6)}
CC3130RNMRGKR	PREVIEW	VQFN	RGK	64	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC3130RNM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
- (4) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (5) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (6) Multiple Device markings will be inside parentheses. Only on Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Product Folder Links: CC3130

www.ti.com 27-Jul-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CC3130RNMRGKR	ACTIVE	VQFN	RGK	64	2500	RoHS & Green	NIPDAU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC3130R NM	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".


RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022. Texas Instruments Incorporated