



Order

Now







CDCUN1208LP

JAJSH89D-MAY 2012-REVISED APRIL 2019

CDCUN1208LP 400MHz、低消費電力、2:8 ファンアウト・バッファ、 ユニバーサル入力および出力付き

特長 1

Texas

INSTRUMENTS

- PCle Gen1、Gen2、Gen3 に対応
- 構成オプション (ピンまたは SPI/I²C を使用)
 - 入力タイプ (HCSL、LVDS、LVCMOS)
 - 出力タイプ (HCSL、LVDS、LVCMOS)
 - 信号のエッジ・レート(低速、中速、高速)
 - クロック入力分周値 (/1、/2、/4、/8) IN2 のみ
- 低消費電力で電源管理機能を搭載、1.8V 動作と出 カイネーブル制御に対応
- 電圧レギュレータ内蔵で PSNR が向上
- 非常に優れた付加ジッタ性能
 - 100MHz の LVDS で、200 fs RMS $(10 \text{kHz} \sim 20 \text{MHz})$
 - 100MHz の HCSL で、160 fs RMS (10kHz~20MHz)
- 最大動作周波数 •
 - 差動モード:最高 400MHz
 - LVCMOS モード:最高 250MHz
- 2kV HBM、500V CDM を超える ESD 保護
- 産業用温度範囲 (-40°C~85°C)
- 広い電源電圧範囲 (1.8V、2.5V、3.3V) •
- 2 アプリケーション
- 通信およびコンピューティング・システム
- ファクトリ・オートメーション/制御
- 医療用画像処理
- 業務用オーディオ、ビデオ、サイネージ
- モータ駆動

3 概要

CDCUN1208LP は、広い動作電圧範囲、2 つのユニ バーサル差動/シングル・エンド入力、エッジ・レート制御付 きのユニバーサル出力 (HCSL、LVDS、LVCMOS) を備 えた 2:8 ファンアウト・バッファです。このクロック・バッファ は PCle Gen1、Gen2、Gen3 に対応しています。 本デバ イスの入力の1つは、/1、/2、/4、/8の分周値を設定でき る分周器です。 CDCUN1208LP は 32 ピンの QFN パッ ケージで供給され、ソリューションの占有面積を削減でき ます。このデバイスは柔軟性が高く、簡単に使用できま す。特定ピンの状態により、電源オン時のデバイス構成が 決定されます。または、CDCUN1208LP に搭載されてい る SPI/I²C ポートを使用して、ホスト・プロセッサからデバイ スの設定を制御できます。CDCUN1208LP は付加ジッタ 性能が非常に優れており、低消費電力です。出力部には 4本の専用電源ピンがあり、出力ポートはそれぞれ異なる 電源ドメインで動作できます。これにより、外部のロジック・ レベル変換回路を必要とせずに、異なるLVCMOSレベル でスイッチングするデバイスにクロックを供給できます。

刬品情報(1)

	200001010	
型番	パッケージ	本体サイズ(公称)
CDCUN1208LP	VQFN (32)	5.00mm×5.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

ピン構成の概要



1

2 3

4

5 6

6.2

6.3

6.4

6.5

特長......1

アプリケーション......1

概要......1 改訂履歴......2

Pin Configuration and Functions 4

ESD Ratings...... 6

Recommended Operating Conditions 6

Thermal Information7

6.7 Clock Output Buffer Characteristics (Output Mode = 6.8 Clock Output Buffer Characteristics (Output Mode = HCSL) 10 6.9 Clock Output Buffer Electrical Characteristics (Output Mode = LVCMOS)..... 11

(Output Mode = LVCMOS) (Continued)...... 12

(Output Mode = LVCMOS) (Continued)...... 13 6.12 Typical Characteristics 16 Parameter Measurement Information 18

7.1 Test Configurations 18

Digital Input Electrical Characteristics – OE (SCL).

INŠEL, ITTP, OTTP, Divide (SDA/MOSI),

6.10 Clock Output Buffer Electrical Characteristics

6.11 Clock Output Buffer Electrical Characteristics

目次

8	Deta	iled Description	22
	8.1	Overview	22
	8.2	Functional Block Diagrams	22
	8.3	Feature Description	23
	8.4	Device Functional Modes	28
	8.5	Programming	30
	8.6	Register Maps	37
9	Арр	lication and Implementation	39
	9.1	Application Information	39
	9.2	Typical Application	39
	9.3	Systems Examples	41
10	0 Pow	ver Supply Recommendations	42
	10.1	CDCUN1208LP Power Consumption	42
	10.2	Device Power Supply Connections and Sequencing	42
	10.3	Device Inputs (IN1, IN2)	43
1	1 Lay	out	44
	11.1	Layout Guidelines	44
	11.2	Layout Example	44
12	2 デバ	イスおよびドキュメントのサポート	45
	12.1	ドキュメントの更新通知を受け取る方法	45
	12.2	コミュニティ・リソース	45
	12.3	商標	45
	12.4	静電気放電に関する注意事項	45
	12.5	Glossary	45
1:	3 メカニ	ニカル、パッケージ、および注文情報	45

XAS STRUMENTS

www.tij.co.jp

4 改訂履歴

7

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision C (March 2017) から Revision D に変更

•	アプリケーション一覧 変更	1
•	Added type descriptions to the Pin Functions table	4
•	Changed input voltage maximum from: VDDx + 0.5 to: V _{DD} + 0.5 in the Absolute Maximum Ratings table	6
•	Added the junction temperature range to the Absolute Maximum Ratings table	6
•	Changed the output current unit from mA °C to mA and moved the °C unit to the storage temperature parameter in the <i>Absolute Maximum Ratings</i> table	6
•	Added note on V _{DD} and V _{DDOx} supply voltages	6
•	Added text "Pull ADDR to GND for I2C communication" to the CDCUN1208LP Host Configuration Pins table	29
•	Changed SPI Message Format graphic to correct SCS timing	30
•	Changed CDCUN1208LP Device Addressing - SPI Mode graphic to correct SCS timing	30
•	Changed SPI Timing Diagram graphic to correct SDI	31
•	Changed t ₃ in SPI Timing Specifications table to "SDI to SCL hold time"	32
•	Changed t ₈ in SPI Timing Specifications table to "SCL falling edge to SCS release time"	32
•	Changed I ² C address to 7b'0101000 in CDCUN1208LP I ² C Message - Addressing graphic	34
•	Changed description to reflect that the I ² C address is 7b'0101000 in CDCUN1208LP Device Addressing (I ² C	
	Address) section	34
•	Added content to the Application Information section	39

Page

Revision B (July 2013) から Revision C に変更	Page
 「製品情報」表、「ESD 定格」表、「アプリケーションと実装」セクション、「電源に関する推奨事項」、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを変更 	: 1
 Added ΔV/ΔT² to the Recommended Operating Conditions table. 	6
Added text "note that CDCUN1208LP supports only single-device" to the first paragraph of SPI Communication	30
 Added text "At no time should the clock be toggled while SCS is high. CDCUN1208LP should always be used in single-slave SPI configuration." to Writing to the CDCUN1208LP. 	31
 Added text "At no time should the clock be toggled while SCS is high. CDCUN1208LP should always be used in single-slave SPI configuration." to <i>Reading From the CDCUN1208LP</i>. 	31
Revision A (January 2013) から Revision B に変更	Page

•	Added slew rate note to Recommended Operating Conditions.	6
•	Changed VIOPEN1.8 from 0.9 V to 0.75 V in Digital Input Electrical Characteristics – OE (SCL), INSEL, ITTP, OTTP,	
	DIVIDE (SDA/MOSI), ERC(ADDR/CS), Mode.	7
•	Changed Fast to Medium and Medium to Fast in <i>Figure 28.</i>	24

2012年5月発行のものから更新

•	特長に「100MHz で 160 fs RMS (10kHz~20MHz)、HCSL」を追加	. 1
•	「特長」に「PCle Gen1、Gen2、Gen3 に対応」を追加	. 1
•	「概要」に「このクロック・バッファは PCle Gen1、Gen2、Gen3 に対応しています」のテキストを追加	. 1
•	Added text to the Clock Output Buffer Characteristics table: "Supporting PCIe gen1, gen2, gen3."	10
•	Changed Table 4 From: DISABLED To: DISABLED in Tri_State	25
•	Changed Table 11 From: Disabled To: Disabled in Tri_State for OUTx_PD	37
•	Added text and Figure 41 to the PCI Express Applications section.	39

Page



5 Pin Configuration and Functions



Pin Functions⁽¹⁾

PIN		TYPE	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
GND	Thermal Pad	Power	Power supply ground and thermal relief	
DIVIDE	1	Input	Input divider pin control (HIGH = /4, LOW = /2, OPEN = /1)	
INSEL	2	Input	Input multiplexer control	
IN1P	3	Input	Universal input 1 – positive terminal	
IN1N	4	Input	Universal input 1 – negative terminal, ground if using IN1 in single-ended mode	
VDD	5	Power	vevice power supply; provides power to the input section and clock distribution section. Use a ower supply voltage that corresponds to the switching levels of clock inputs (such as 1.8 V, 2.5 V, r 3.3 V).	
IN2P	6	Input	Universal input 2 – positive terminal	
IN2N	7	Input	Universal input 2 – negative terminal, ground if using IN2 in single-ended mode	
ITTP	8	Input	Input type select (HIGH = HCSL, LOW = LVDS, OPEN = LVCMOS)	
OUT1P	9	Output	Output 1 – positive terminal	
OUT1N	10	Output	Output 1 – negative terminal	
VDDO1	11	Power	Output power supply – OUT1, OUT2	
OUT2P	12	Output	Output 2 – positive terminal	
OUT2N	13	Output	Output 2 – negative terminal	
VDDO2	14	Power	Output power supply – OUT3, OUT4; output bank OUT1 – OUT4 regulator power supply (apply power if any of OUT1 – OUT4 are needed)	
OUT3P	15	Output	Output 3 – positive terminal	
OUT3N	16	Output	Output 3 – negative terminal	
OUT4P	17	Output	Output 4 – positive terminal	
OUT4N	18	Output	Output 4 – negative terminal	

(1) This pin list applies to operation of the device in pin mode. In host mode, certain pins take on an alternate function, as outlined in Table 8.



Pin Functions⁽¹⁾ (continued)

PIN		TYPE	DESCRIPTION	
NAME	NO.	TTPE	DESCRIPTION	
OTTP	19	Output	Output type select (HIGH = HCSL, LOW = LVDS, OPEN = LVCMOS)	
OUT5P	20	Output	Output 5 – positive terminal	
OUT5N	21	Output	Output 5 – negative terminal	
VDDO3	22	Power	Output power supply - OUT5, OUT6	
OUT6P	23	Output	Output 6 – positive terminal	
OUT6N	24	Output	Output 6 – negative terminal	
OUT7P	25	Output	Output 7 – positive terminal	
OUT7N	26	Output	Output 7 – negative terminal	
VDDO4	27	Power	Output power supply – OUT7, OUT8 output bank OUT5 – OUT8 regulator power supply (apply power if any of OUT5 – OUT8 are needed)	
OUT8P	28	Output	Output 8 – positive terminal	
OUT8N	29	Output	Output 8 – negative terminal	
MODE	30	Input	Device control mode select OPEN = Device configured through pins (pin mode) HIGH = Device configured through I ² C LOW = Device configured through SPI Note: For information on control through the serial interface (I ² C/ SPI), see <i>Device Control Using</i> <i>the Host Interface</i> section.	
ERC	31	Input	Output edge rate control HIGH = Medium, LOW = Slow, OPEN = Fast	
OE	32	Input	Device output enable HIGH = Enable, LOW = Disable	

Specifications 6

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
V _{DDxx}	Supply voltage ⁽²⁾	-0.5	4.6	V
V _{IN}	Input voltage ⁽³⁾	-0.5	V _{DD} + 0.5	V
V _{OUT}	Output voltage ⁽³⁾	-0.5	V _{DDOx} + 0.5	V
I _{IN}	Input current	20		mA
I _{OUT}	Output current	50		mA
TJ	Junction temperature		125	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All supply voltages must be supplied simultaneously

(3) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. (1)

(2)JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

 $T_A = -40^{\circ}C \text{ TO } 85^{\circ}C$

			MIN	NOM	MAX	UNIT	
POWER	SUPPLIES ⁽¹⁾⁽²⁾⁽³⁾						
V _{DD}	DC power supply - core	1.8-V mode	1.7	1.8	1.9	V	
V _{DDOx}	DC power supply - output	1.8-V mode	1.7	1.8	1.9	V	
V _{DD}	DC power supply - core	2.5-V mode	2.375	2.5	2.625	V	
V _{DDOx}	DC power supply - output	2.5-V mode	2.375	2.5	2.625	V	
V _{DD}	DC power supply - core	3.3-V mode	2.97	3.3	3.63	V	
V _{DDOx}	DC power supply - output	3.3-V mode	2.97	3.3	3.63	V	
$\Delta V / \Delta T^2$	Core power supply slew rate	0.4-V to 1.8-V × 0.8 (in all voltage modes)	6500			V/s	
TEMPERATURE							
T _A	Free- air temperature		-40		85	°C	

(1) For proper device operation, the core power supply voltage (pin 5) must be applied either before the application of any output power supply, or simultaneously with the application of the output power supplies. The application of an output power supply prior to the application of the core power supply could result in improper device behavior.

A minimum V_{DD} slew rate of 6500 V/s should be obtained to ensure proper device functionality in pin mode. If the ambient temperature (2)of the device is > 0°C, the slew rate can be as slow as 5000 V/s. In host mode (I²C/SPI), the V_{DD} slew rate is not limited, if the Reset bit gets toggled after V_{DD} ramp. V_{DD} and V_{DDOx} can be operated from different supply voltages. Refer to Configuration of Output Type (OTTP) for more details.

(3)



6.4 Thermal Information

		CDCUN1208LP	
	THERMAL METRIC ⁽¹⁾	RHB Package	UNIT
		32 PINS	
$R_{ heta JA}$	Junction-to-ambient thermal resistance	32.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	24.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	6.6	°C/W
ΨJT	Junction-to-top characterization parameter	0.3	°C/W
Ψјв	Junction-to-board characterization parameter	6.6	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	1.6	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.

6.5 Digital Input Electrical Characteristics – OE (SCL), INSEL, ITTP, OTTP, Divide (SDA/MOSI), ERC(ADDR/CS), Mode

$T_A = -40^{\circ}C$ to $85^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LVCMOS I	NPUT					
V _{IL1.8}	Low-level LVCMOS input voltage	V _{DD} = 1.8 V			0.7	V
V _{IH1.8}	High-level LVCMOS input voltage	V _{DD} = 1.8 V	1.35			V
VIOPEN1.8	OPEN-level LVCMOS input voltage	V _{DD} = 1.8 V	0.75		1.2	V
V _{IL2.5}	Low-level LVCMOS input voltage	V _{DD} = 2.5 V			0.7	V
V _{IH2.5}	High-level LVCMOS input voltage	V _{DD} = 2.5 V	1.71			V
V _{IOPEN2.5}	OPEN-level LVCMOS input voltage	V _{DD} = 2.5 V	1		1.6	V
V _{IL3.3}	Low-level LVCMOS input voltage	V _{DD} = 3.3 V			1	V
V _{IH3.3}	High-level LVCMOS input voltage	V _{DD} = 3.3 V	2.3			V
V _{IOPEN3.3}	OPEN-level LVCMOS input voltage	V _{DD} = 3.3 V	1.3		1.9	V
IIL	Low-level LVCMOS input current	$V_{DD} = V_{DDmax}, V_{ILCMOS} = 0 V$			-120	μA
I _{IH}	High-level LVCMOS input current	$V_{DD} = V_{DDmax}, V_{IHCMOS} = 1.9 V$			65	μA
CI	LVCMOS input capacitance			6		pF
V _{IK}	Digital input clamp voltage	$V_{DD} = 1.7V, I_I = -18 \text{ mA}$			-1.2	V



6.6 Universal Input (IN1, IN2) Characteristics

V_{DD} = 1.8 V, 2.5 V, 3.3 V, T_A = -40°C to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
SINGLE-E	NDED MODE				
f _{IN1,2}	Input frequency	Single ended ⁽¹⁾	0.008	250	MHz
VIH	Input voltage - high	250 MHz	0.7 × V _{DD}	V _{DD}	V
V _{IL}	Input voltage - low	250 MHz		0.2 × V _{DD}	V
DIFFEREN	ITIAL MODE				
f _{INDIFF}	Input frequency		0.008	400	MHz
	Innut outing	V _{DD} = 2.5 V, 3.3 V	0.15	1.6	V
IVIN-DIFFI	input swing	V _{DD} = 1.8 V	0.15	1	V
		ITTP = LVDS, V _{DD} = 3.3 V	0.8	2.5	
V _{CM}	Input common mode voltage	ITTP = LVDS, V _{DD} = 2.5 V, 1.8 V	0.8	V _{DD} – 0.3	V
		ITTP = HCSL	-0.15	0.75	
GENERAL	CHARACTERISTICS		•		
I _{IH}	Input current - high	V _{DD} = 3.63 V, V _{IH} = 3.63 V		30	μA
I _{IL}	Input current - low	V _{DD} = 3.63 V, V _{IL} = 0 V		-30	μA
$\Delta V / \Delta T$	Input edge rate	20%–80%	0.75		V/ns
DCIN	Input duty cycle		40%	60%	
CIN	Input capacitance			3.5	pF

(1) When using an input in single-ended mode, ground the negative terminal (IN1N and/or IN2N) and drive the positive terminal (IN1P and/or IN2P).



6.7 Clock Output Buffer Characteristics (Output Mode = LVDS)

Unless otherwise noted, $V_{DDOX} = 1.8 V$, 2.5 V, 3.3 V; $T_A = -40^{\circ}C$ to 85°C. See Figure 15, Figure 16, and Figure 17.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{OUT}	Output frequency		0.008		400	MHz
N	Output common mode voltage, VDDOx = 2.5/3.3 V	R _L = 100 Ω	1.125	1.2	1.275	V
VCM	Output common mode voltage, VDDOx = 1.8 V	R _L = 100 Ω		0.9		V
V _{OD}	Differential output voltage	R_L = 100 Ω , single-ended Pk-Pk	250	400	550	mV
ΔV_{OD}	Change in magnitude of VOD for complementary output states	$R_L = 100 \ \Omega$	-50		50	mV
V _{ring}	Output overshoot and undershoot	Percentage of output amplitude VOD			20%	
V _{OS}	Output AC common mode	$V_{IN, DIFF, PP}$ = 0.9 V, R_L = 100 Ω , 2 pF			150	mVP-P
т	Additivo iittor ⁽¹⁾	f_{out} = 100 MHz, 10k-20M integration bandwidth, R_{L} = 100 Ω			200	fo rmo
' ADDJIT		f_{out} = 400 MHz, 10k-20M integration bandwidth, R_{L} = 100 Ω			180	15, 1115
		ERC = Slow, 20% to 80%, ZL = 100 $\Omega,$ 1pF, V_{DDOx} = 3.3 V		800		
		ERC = Slow, 20% to 80%, Z _L = 100 Ω , 1pF, V _{DDOx} = 1.8 V		700		
$t_{\rm R}/t_{\rm F}$	Output rise/fall time	ERC = Medium., 20% to 80%, Z _L = 100 Ω , 1pF, V _{DDOx} = 3.3 V		600		ps
		ERC = Medium., 20% to 80%, Z_L = 100 Ω , 1pF, V_{DDOx} = 1.8 V		500		
		ERC = Fast, 20% to 80%, Z $_{L}$ = 100 Ω , 1 pF		300		
ODC	Output duty cycle	50/50 Input duty cycle	45%		55%	
I _{SP} I _{SN}	Output short circuit current (single ended)	Shorted to GND	-24		24	mA
I _{PN}	Output short circuit current (differential)	Complementary outputs shorted together			12	mA
т	Drangation dolory	ERC set to high rate. Input t_{f},t_{f} > 0.6 V/ns, R_{L} = 100 $\Omega,$ V_{DD} = 2.5 V, 3.3 V			3.3	
DLYO	Propagation delay	ERC set to high rate. Input t_{f},t_{f} > 0.6 V/ns, R_{L} = 100 $\Omega,$ V_{DD} = 1.8 V			3.8	ns
t _{SKEW}	Skew between outputs	ERC set to high rate. Input t_r,t_f > 0.6 V/ns, Equal VDDOx, R_L = 100 Ω		35	50	ps
t _{OE}	Output enable to stable clock output	Pin mode. f_{out} = 100 MHz, device in active mode with outputs disabled, OE asserted		20		μs
t _{PD}	PD de-asserted to stable clock output	Host mode, $f_{out} = 100$ MHz, device in power down mode, PD de-asserted		20		μs
t _{PU}	Time from power applied to stable clock output ⁽²⁾	Pin mode, f_{out} = 100 MHz, OE asserted, measured from time V _{DD} is valid to stable output.		1		ms

(1)

 $\label{eq:transform} \begin{array}{l} t_{\text{Rfin}} = t_{\text{Ffin}} > 0.6 \text{ V/ns.} \\ \text{Parameter depends significantly on power supply design and supply voltage rise time.} \end{array}$ (2)

TEXAS INSTRUMENTS

www.ti.com

6.8 Clock Output Buffer Characteristics (Output Mode = HCSL)

Unless otherwise noted, $V_{DDOx} = 1.8 \text{ V}$, 2.5 V, 3.3 V; $T_A = -40^{\circ}\text{C}$ to 85°C. See Figure 18, Figure 19, and Figure 20. Supporting PCIe Gen1, Gen2, Gen3.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{OUT}	Output frequency	y 0.008 400		MHz		
Vmax	Absolute maximum output voltage ⁽¹⁾	See Figure 1			1.15	V
Vmin	Absolute minimum output voltage ⁽²⁾	See Figure 1	-0.3			V
N	Single-ended output voltage –	R_L = single ended to GND = 50 Ω , C_L = 2 pF, VDDOx = 2.5 V, 3.3 V See Figure 18	600			~)(
∨он	high ⁽³⁾	R_L = single ended to GND = 50 Ω , C_L = 2 pF, VDDOx = 1.8 V See Figure 18	550			mv
V _{OL}	Single-ended output voltage – $low^{(3)}$	R_L = single ended to GND = 50 Ω , C_L = 2 pF, See Figure 18			150	mV
V _{CROSS}	Output crossing point voltage ⁽³⁾	See Figure 1	250		550	mV
$V_{CROSS\Delta}$	V _{CROSS} Total variation ⁽³⁾	See Figure 2			140	mV
V _{RB}	Ring back voltage margin ⁽³⁾	See Figure 3	-100		100	mV
T _{STABLE}	Time before V _{RB} is Allowed ⁽³⁾ , ⁽⁴⁾	See Figure 3	500			ps
V _{OS}	Output AC common mode	$V_{\text{IN, DIFF, PP}}$ = 0.9 V, RL = single ended to GND = 50 $\Omega,$ 2 pF		75	125	mV _{P-P}
TjitHCSL	Additive jitter, input set to $\mathrm{HCSL}^{(5)}$	f _{OUT} = 100 MHz, 10k-20M integration bandwidth. Differential measurement			380	fs, rms
T _{jitLVDS}	Additive jitter, input set to LVDS ⁽⁵⁾	f _{OUT} = 100 MHz, 10k-20M integration bandwidth. Differential measurement			280	fs, rms
		Slow, +150-mV differential, see Figure 4, V_{DDOx} = 3.3 V		300		
		Slow, +150-mV differential, see Figure 4, V _{DDOx} = 1.8		230		
t _R /t _F	Output rise/fall time ⁽⁶⁾	Med., +150-mV differential, see Figure 4, $V_{DDOx} = 3.3$ V		240		ps
		Med., +150-mV differential, see Figure 4, $V_{DDOx} = 1.8$ V		180		
		Fast, +150-mV differential, see Figure 4		140		
TM _{RF}	Output rise/fall time matching	See Figure 5			20%	
ODC	Output duty cycle ⁽⁷⁾	Differential measurement, see Figure 6	45%		55%	
T _{DLYO}	Propagation delay	ERC set to high rate. Input t_r,t_f > 0.6 V/ns, V_{DD} = 2.5 V, 3.3 V			3.8	ns
52.0		ERC set to high rate. Input t_r , $t_f > 0.6$ V/ns, $V_{DD} = 1.8$ V			4.3	
t _{SKEW}	Skew between outputs ⁽⁸⁾	Differential Measurement, Input t_r , $t_f > 0.6$ V/ns		35	50	ps
t _{OE}	Output enable to stable clock output	Pin mode, $f_{out} = 100 \text{ MHz}$, device in active mode with outputs disabled, OE asserted		2		μs
t _{PD}	PD de-asserted to stable clock output	Host mode, f _{out} = 100 MHz, device in power down mode, PD de-asserted		15		μs
t _{PU}	Time from power applied to stable clock output ⁽⁹⁾	Pin mode, $f_{out} = 100$ MHz, OE asserted, measured from time V_{DD} is valid to stable output		1		ms

(1) Single-ended measurement includes overshoot. Measurement is taken at load capacitors C_L (see Figure 18).

(2) Single-ended measurement, includes undershoot. Measurement is taken at load capacitors CL (see Figure 18).

(3) Measurement is taken at load capacitors C_L (see Figure 18). If VDDOx = 1.8 V, the specified minimum V_{OH} is 550 mV.

(4) TSTABLE is the time the differential clock must maintain a minimum ±150 mV differential voltage after rising/falling edges, before it is allowed to return into the VRB ±100 mV differential range. See Figure 3.

(5) $t_{Rfin} = t_{Ffin} \ge 0.6 \text{ V/ns.}$

(6) Measured from -150 mV to +150 mV on the differential waveform. The signal must be monotonic through the measurement region for rise and fall time. The 300-mV measurement window is centered on the differential zero crossing. Slow is 0.53 V/ns, medium is 1.05 V/ns, and fast is 2.1 V/ns. The PCIe CEM spec. has a window of 0.6 V/ns to 4 V/ns.

(7) Assumes input duty cycle = 50%.

(8) Skew measured between identical output types with identical loads, identical output power supplies, and identical edge rate settings.

(9) Parameter depends significantly on power supply design and supply voltage rise time.

<u>www.ti.</u>com

6.9 Clock Output Buffer Electrical Characteristics (Output Mode = LVCMOS)

Unless otherwise noted, V_{DDOx} as shown in Table sections, $T_A = -40^{\circ}C$ to 85°C. ERC = Fast. For test configurations, see Figure 21 and Figure 22.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
3.3-V MODE	E					
f _{out}	Output frequency range		0.0008		250	MHz
		$V_{DDOx} = 2.97 \text{ V}, I_{OH} = -0.1 \text{ mA}$ (All ERC Settings)	2.9			V
		$V_{DDOx} = 2.97 \text{ V}, I_{OH} = -5 \text{ mA} \text{ (ERC = SLOW)}$				
		$V_{DDOx} = 2.97 \text{ V}, I_{OH} = -8 \text{ mA} (ERC = MED, FAST)$	2.4			V
V _{OH}	LVCMOS nign-level output voltage	$V_{DDOx} = 2.97 \text{ V}, I_{OH} = -6 \text{ mA} \text{ (ERC = SLOW)}$				
		V _{DDOx} = 2.97 V, I _{OH} = -10 mA (ERC = MED)	2.2			V
		V _{DDOx} = 2.97 V, I _{OH} = -12 mA (ERC = FAST)				
		V _{DDOx} = 2.97 V, I _{OL} = 0.1 mA (All ERC Settings)			0.1	V
		$V_{DDOx} = 2.97 \text{ V}, I_{OL} = 5 \text{ mA} (ERC = SLOW)$			0.5	
		V _{DDOx} = 2.97 V, I _{OL} = 8 mA (ERC = MED, FAST)			0.5	V
V _{OL}	LVCMOS low-level output voltage	$V_{DDOx} = 2.97 \text{ V}, I_{OL} = 6 \text{ mA} (ERC = SLOW)$				
		V _{DDOx} = 2.97 V, I _{OL} = 10 mA (ERC = MED)			0.8	V
		V _{DDOx} = 2.97 V, I _{OL} = 12 mA (ERC = FAST)				
		V _{DDOx} = 3.3 V, V _O = 0.5 V; T _A = 25°C		-73		
I _{OH}	LVCMOS high-level output current	V _{DDOx} = 3.3 V, V _O = 1.0 V; T _A = 25°C		-64		mA
		V _{DDOx} = 3.3 V, V _O = 1.65 V; T _A = 25°C		-49		
		V _{DDOx} = 3.3 V, V _O = 2.8 V; T _A = 25°C		78		
I _{OL}	LVCMOS low-level output current	V _{DDOx} = 3.3 V, V _O = 2.3 V; T _A = 25°C		72		mA
		V _{DDOx} = 3.3 V, V _O = 1.65 V; T _A = 25°C		58		
t _{PLH} , t _{PHL}	Propagation delay			5		ns
		ERC = Slow, 20% to 80%, f _{out} = 100 MHz, C _L = 8 pF		1.2		V/ns
t _{SLEW-RATE}	Output rise/fall slew rate	ERC = Medium 20% to 80%, f _{out} = 100 MHz, C _L = 8 pF		3		
		ERC = Fast, 20% to 80%, f _{out} = 250 MHz, C _L = 8 pF		6		
t _{jitt-add}	Additive jitter	f _{OUT} = 100 MHz, 10k-20M integration bandwidth			280	fs
t _{sk(o)}	Output skew ⁽¹⁾				90	ps
odc	Output duty cycle ⁽²⁾ , ⁽³⁾	f _{OUT} = 100 MHz; Pdiv = 1	45%		55%	
t _{OE}	Output enable to stable clock output	Pin mode. f _{out} = 100 MHz, device in active mode with outputs disabled, OE asserted		2		μs
t _{PD}	PD de-asserted to stable clock output	Host mode, $f_{out} = 100 \text{ MHz}$, device in power down mode, PD de-asserted		10		μs
t _{PU}	Time from power applied to stable clock output ⁽⁴⁾	Pin mode, f_{out} = 100 MHz, OE asserted, measured from time V _{DD} is valid to stable output.		1		ms

The $t_{sk(o)}$ specification is only valid for equal loading with identical edge rates and output supply voltages. Assumes 50% duty cycle at the input. odc depends on output rise and fall time (t_R/t_F). (1)

(2)

(3)

(4) Parameter depends significantly on power supply design and supply voltage rise time.

6.10 Clock Output Buffer Electrical Characteristics (Output Mode = LVCMOS) (Continued)

Unless otherwise noted, V_{DDOx} as shown in Table sections, $T_A = -40^{\circ}$ C to 85°C. ERC = Fast. For test configurations, see Figure 21 and Figure 22.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
2.5-V MOD	E					
f _{out}	Output frequency range		0.0008		250	MHz
		V _{DDOx} = 2.375 V, I _{OH} = -0.1 mA (All ERC Settings)	2.2			
		$V_{DDOx} = 2.375 \text{ V}, I_{OH} = -4 \text{ mA} \text{ (ERC} = \text{SLOW)}$	47			
V _{OH}	LVCMOS high-level output voltage	$V_{DDOx} = 2.375 \text{ V}, I_{OH} = -6 \text{ mA} \text{ (ERC = MED, FAST)}$	1.7			V
		$V_{DDOx} = 2.375 \text{ V}, I_{OH} = -5 \text{ mA} \text{ (ERC} = \text{SLOW)}$	4.0			
		$V_{DDOx} = 2.375 \text{ V}, I_{OH} = -8 \text{ mA} \text{ (ERC = MED, FAST)}$	1.6			V
		$V_{DDOx} = 2.375 \text{ V}, I_{OL} = 0.1 \text{ mA} \text{ (All ERC Settings)}$			0.1	V
		V _{DDOx} = 2.375 V, I _{OH} = 4 mA (ERC = SLOW)			0.5	
V _{OL}	LVCMOS low-level output voltage	$V_{DDOx} = 2.375 \text{ V}, I_{OH} = 6 \text{ mA} (ERC = MED, FAST)$			0.5	V
		V _{DDOx} = 2.375 V, I _{OH} = 5 mA (ERC = SLOW)			0.7	
		V _{DDOx} = 2.375 V, I _{OL} = 10 mA (ERC = MED, FAST)			0.7	V
		V _{DDOx} = 2.5 V, V _O = 0.5 V; T _A = 25°C		-45		
I _{OH}	LVCMOS high-level output current	V _{DDOx} = 2.5 V, V _O = 0.9 V; T _A = 25°C		-39		mA
		V _{DDOx} = 2.5 V, V _O = 1.25 V; T _A = 25°C		-32		
		V _{DDOx} = 2.5 V, V _O = 2.0 V; T _A = 25°C		50		
I _{OL}	LVCMOS low-level output current	V _{DDOx} = 2.5 V, V _O = 1.65 V; T _A = 25°C		47		mA
		V _{DDOx} = 2.5 V, V _O = 1.25 V; T _A = 25°C		40		
t _{PLH} , t _{PHL}	Propagation delay			5.5		ns
		ERC = Slow, 20% to 80%, f _{out} = 100 MHz, C _L = 8 pF		0.8		
t _{SLEW-RATE}	Output rise/fall slew rate	ERC = Medium 20% to 80%, f _{out} = 100 MHz, C _L = 8 pF		1.4		V/ns
		ERC = Fast, 20% to 80%, f _{out} = 250 MHz, C _L = 8 pF		4		
t _{jitt-add}	Additive jitter	f _{OUT} = 100 MHz, 10k-20M integration bandwidth			280	fs
t _{sk(o)}	Output skew ⁽¹⁾				90	ps
odc	Output duty cycle ⁽²⁾⁽³⁾	f _{OUT} = 100 MHz; Pdiv = 1	45%		55%	
t _{OE}	Output enable to stable clock output	Pin mode. f_{out} = 100 MHz, device in active mode with outputs disabled, OE asserted		2		μs
t _{PD}	PD de-asserted to stable clock output	Host mode, \mathbf{f}_{out} = 100 MHz, device in power down mode, PD de-asserted		10		μs
t _{PU}	Time from power applied to stable clock output ⁽⁴⁾	Pin mode, f_{out} = 100 MHz, OE asserted, measured from time V_{DD} is valid to stable output.		1		ms

The $t_{sk(o)}$ specification is only valid for equal loading with identical edge rates and output supply voltages. Assumes 50% duty cycle at the input. (1)

(2)

(3) (4)

odc depends on output rise and fall time (t_R/t_F). Parameter depends significantly on power supply design and supply voltage rise time.

6.11 Clock Output Buffer Electrical Characteristics (Output Mode = LVCMOS) (Continued)

Unless otherwise noted, V_{DDOx} as shown in Table sections, $T_A = -40^{\circ}$ C to 85°C. ERC = Fast. For test configurations, see Figure 21 and Figure 22.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
1.8-V MODE	E					
f _{out}	Output frequency range		0.0008		250	MHz
		$V_{DDOx} = 1.7 \text{ V}, I_{OH} = -0.1 \text{ mA} \text{ (All ERC Settings)}$	1.6			
		$V_{DDOx} = 1.7 \text{ V}, I_{OH} = -1.5 \text{ mA} \text{ (ERC} = \text{SLOW)}$				
		$V_{DDOx} = 1.7 \text{ V}, I_{OH} = -3 \text{ mA} \text{ (ERC = MED)}$	1.4			V
V _{OH}	LVCMOS high-level output voltage	$V_{DDOx} = 1.7 \text{ V}, I_{OH} = -4 \text{ mA} (ERC = FAST)$				
		$V_{DDOx} = 1.7 \text{ V}, I_{OH} = -3 \text{ mA} \text{ (ERC = SLOW)}$				
		$V_{DDOx} = 1.7 \text{ V}, I_{OH} = -5 \text{ mA} (ERC = MED)$	1.1			V
		$V_{DDOx} = 1.7 \text{ V}, \text{ I}_{OH} = -8 \text{ mA} \text{ (ERC} = \text{FAST)}$	l			
		V _{DDOx} = 1.7 V, I _{OL} = 0.1 mA (All ERC Settings)			0.1	V
		$V_{DDOx} = 1.7 \text{ V}, I_{OL} = 2 \text{ mA} (ERC = SLOW)$				
		V _{DDOx} = 1.7 V, I _{OL} = 3 mA (ERC = MED)	l		0.3	V
V _{OL}	LVCMOS low-level output voltage	$V_{DDOx} = 1.7 \text{ V}, \text{ I}_{OL} = 4 \text{ mA} \text{ (ERC} = \text{FAST)}$	l			
		$V_{DDOx} = 1.7 \text{ V}, I_{OL} = 3 \text{ mA} (ERC = SLOW)$				
		$V_{DDOx} = 1.7 \text{ V}, \text{ I}_{OL} = 5 \text{ mA} \text{ (ERC = MED)}$			0.6	V
		V _{DDOx} = 1.7 V, I _{OL} = 8 mA (ERC = FAST)				
	LVCMOS high level output ourrent	V _{DDOx} = 1.8 V, V _O = 0.5 V; T _A = 25°C		-23		
ЮН	LVCMOS nign-level output current	V _{DDOx} = 1.8 V, V _O = 0.9 V; T _A = 25°C		-18		mA
		V _{DDOx} = 1.8 V, V _O = 1.4 V; T _A = 25°C		27		
IOL	EVCINOS low-level output current	V _{DDOx} = 1.8 V, V _O = 0.9 V; T _A = 25°C		23		mA
t _{PLH} , t _{PHL}	Propagation delay			6.8		ns
		ERC = Slow, 20% to 80%, f_{out} = 100 MHz, C_L = 8 pF		0.5		
t _{SLEW-RATE}	Output rise/fall slew rate	ERC = Medium 20% to 80%, f _{out} = 100 MHz, C _L = 8 pF		0.8		V/ns
		ERC = Fast, 20% to 80%, f _{out} = 250 MHz, C _L = 8 pF		2.7		
t _{jitt-add}	Additive jitter	f _{OUT} = 100 MHz, 10k-20M integration bandwidth			350	fs
t _{sk(o)}	Output skew ⁽¹⁾				130	ps
odc	Output duty cycle ⁽²⁾ , ⁽³⁾	f _{OUT} = 100 MHz; Pdiv = 1, ERC = MED, FAST	45%		55%	
t _{OE}	Output enable to stable clock output	Pin mode. f_{out} = 100 MHz, device in active mode with outputs disabled, OE asserted		2		μs
t _{PD}	PD de-asserted to stable clock output	Host mode, $f_{out} = 100$ MHz, device in power down mode, PD de- asserted		10		μs
t _{PU}	Time from power applied to stable clock output ⁽⁴⁾	Pin mode, f_{out} = 100 MHz, OE asserted, measured from time V _{DD} is valid to stable output.		1		ms

The $t_{sk(o)}$ specification is only valid for equal loading with identical edge rates and output supply voltages. Assumes 50% duty cycle at the input. odc depends on output rise and fall time (t_R/t_F). Parameter depends significantly on power supply design and supply voltage rise time. (1)

(2)

(3) (4)



Figure 1. HCSL Crossing Point Voltage







EXAS

NSTRUMENTS

CDCUN1208LP







CDCUN1208LP

JAJSH89D-MAY 2012-REVISED APRIL 2019

www.ti.com

STRUMENTS

EXAS

6.12 Typical Characteristics





Typical Characteristics (continued)





7 Parameter Measurement Information

7.1 Test Configurations



Copyright © 2017, Texas Instruments Incorporated

Figure 15. CDCUN1208LP LVDS Output - Test Setup



Copyright © 2017, Texas Instruments Incorporated

Figure 16. CDCUN1208LP LVDS Output - Propagation Delay/Skew Measurement Setup



Copyright © 2017, Texas Instruments Incorporated

Figure 17. CDCUN1208LP LVDS Output - Phase Noise/Jitter Measurement Setup

Figure 18 shows the configuration used to measure the HCSL buffer characteristics. Either single-ended probes with math or differential probes can be used for differential measurements. The 50- Ω differential trace length is up to 15 inches.



Test Configurations (continued)







Figure 19. CDCUN1208LP HCSL Output – Propagation Delay/Skew Measurement



Copyright © 2017, Texas Instruments Incorporated

Figure 20. CDCUN1208LP HCSL Output – Phase Noise/Jitter Measurement Configuration



Figure 21. CDCUN1208LP LVCMOS Output – Measurement Configuration

Test Configurations (continued)



Copyright © 2017, Texas Instruments Incorporated

Figure 22. CDCUN1208LP LVCMOS Output – Phase Noise/Jitter Measurement Setup



Figure 23. CDCUN1208LP Universal Input - Differential Mode Measurement Setup



Copyright © 2017, Texas Instruments Incorporated

Figure 24. CDCUN1208LP Universal Input - Single-Ended Mode Measurement Setup



Test Configurations (continued)



Figure 25. CDCUN1208LP Power Consumption Measurement Setup



8 Detailed Description

8.1 Overview

The CDCUN1208LP is a 2:8 fan-out buffer featuring a wide operating supply range, two universal differential or single-ended inputs, and universal outputs (HCSL, LVDS, or LVCMOS) with edge rate control. The clock buffer supports PCIe Gen1, Gen2, and Gen3. One of the device inputs includes a divider that provides divide values of /1, /2, /4, or /8. The device is flexible and easy to use. The state of certain pins determines device configuration at power up. Alternately, the CDCUN1208LP provides a SPI/I2C port with which a host processor controls device settings. The CDCUN1208LP delivers excellent additive jitter performance, and low power consumption. The device can run in mixed output supply mode with a dedicated supply pin for each group of outputs. This allows the device to work as an LVCMOS-level translator as well.

8.2 Functional Block Diagrams



Copyright © 2017, Texas Instruments Incorporated

Figure 26. CDCUN1208LP Typical Application Example – LVCMOS Output Mode



Functional Block Diagrams (continued)



Figure 27. CDCUN1208LP Applications – HCSL and LVDS Fan-Out Buffer Mode

8.3 Feature Description

8.3.1 Device Control Using Configuration Pins

Figure 28 illustrates and Table 1 lists the CDCUN1208LP device settings using the configuration pins. Some pins sense three different states (HIGH, LOW, OPEN) according to Figure 28 and *Digital Input Electrical Characteristics – OE (SCL), INSEL, ITTP, OTTP, Divide (SDA/MOSI), ERC(ADDR/CS), Mode.* The device samples the state of the pins at power up and configures the device accordingly. Certain pins including INSEL and OE are sampled continuously; thus, changes of state of INSEL or OE control the device instantly.

Feature Description (continued)



Figure 28. CDCUN1208LP Pin Configuration Overview

PIN NAME	PIN NUMBER	DEFINITION	DEVICE CONFIGURATION DETAILS
DEVICE OUT	PUTS		
OTTP	19	Output type setting	See Table 2
ERC	31	Edge rate control	See Table 3
OE	32	Device global output enable	See Table 4
DEVICE INPU	TS		
ITTP	8	Input type setting	See Table 5
DIVIDE	1	IN2 input divider control	See Table 6
INSEL	2	Input multiplexer setting	See Table 7

Table 1. CDCUN1208LP Pin Configuration Summary

8.3.1.1 Configuration of Output Type (OTTP)

Table 2 shows how to set the output buffer type using the OTTP pin. This setting affects all device outputs equally. Certain combinations of output buffers include a dedicated power supply pin, which must be properly bypassed. If the device output configuration is set to LVCMOS, then the supply voltage applied establishes the switching thresholds corresponding to the supply provided according to *Clock Output Buffer Electrical Characteristics (Output Mode = LVCMOS)*. For example, if OUT1 and OUT2 are supplied with a 1.8-V power supply through the VDDO1 pin, the switching thresholds are set to the 1.8-V logic domain. The system may have other logic supplies (1.8 V, 2.5 V, or 3.3 V) connected to the device on different output buffer supply domains simultaneously. This enables the device to clock devices operating on different supplies, without the need for external logic level translation buffers. The CDCUN1208LP automatically adjusts the switching thresholds corresponding to these common logic power supply voltages. For more information regarding the power supplies for the output section, see *Device Power Supply Connections and Sequencing*.

	0 1 71
OTTP (Pin 19)	OUTPUT TYPE
LOW	LVDS
HIGH	HCSL
OPEN	LVCMOS

8.3.1.2 Configuration of Edge Rate Control (ERC)

The CDCUN1208LP supports Edge Rate Control (ERC), to tailor jitter and EMI performance from device outputs. Table 3 shows the edge rate control setting. This setting affects all device outputs equally. Each edge rate setting is unique to the output buffer type selected as described in *Clock Output Buffer Characteristics (Output Mode = LVDS)*, *Clock Output Buffer Characteristics (Output Mode = HCSL)*, and *Clock Output Buffer Electrical Characteristics (Output Mode = LVCMOS)*.

ERC (Pin 31)	OUTPUT EDGE RATE
LOW	SLOW
HIGH	MEDIUM
OPEN	FAST

8.3.1.3 Control of Output Enable (OE)

Table 4 shows how the output enable pin controls the device outputs. The OE pin is sampled continuously, so that the application may turn on/off the output buffers at any time.

Table 4. CDC	CUN1208LP Pir	n Control of	Output Enable
--------------	---------------	--------------	---------------

OE (Pin 32)	OUTPUT ENABLE
LOW	DISABLED in tri-state
HIGH	ENABLED
OPEN	RESERVED ⁽¹⁾

(1) Leaving the Output Enable pin OPEN causes the CDCUN1208LP to malfunction. This pin must be driven high or low at all times.

8.3.2 Input Ports (IN1, IN2)

8.3.2.1 Configuration of the Input Type (ITTP)

Table 5 describes how to set the input buffers to the appropriate switching levels using the ITTP pin. For proper input termination, see Figure 46.

	···· /··· //·· /
ITTP (Pin 8)	ITTP SETTING
LOW	LVDS
HIGH	HCSL
OPEN	LVCMOS

Table 5. CDCUN1208LP Pin Control of Input Type (ITTP)

8.3.2.2 Configuration of the IN2 Divider (INDIV)

Table 6 describes how to set the input divider using the DIVIDE pin. If the /8 setting is desired, then this feature is accessed through the host configuration method only; refer to *Device Control Using the Host Interface*.

DIVIDE (Pin 1)	INDIV DIVIDER SETTING
LOW	/2
HIGH	/4
OPEN	/1

Table 6. CDCUN1208LP Pin Control of INDIV Divider

8.3.3 Smart Input Multiplexer (INMUX)

The smart multiplexer supports manual and automatic switching between IN1 and IN2. If enabled, the smart multiplexer switches automatically between clock inputs based on a prioritization scheme shown in Table 7. If using the smart multiplexer auto mode, the frequencies of the clocks applied to the smart multiplexer through IN1 and IN2 (through the divider) may differ by up to 20%. The phase relationship between clock inputs has no restrictions. The smart multiplexer includes signal conditioning that provides glitch suppression.⁽¹⁾

Upon the detection of a loss of signal on the input with higher priority, the smart multiplexer switches over to the other clock input on the first incoming rising edge. During this switching operation, the output of the smart multiplexer is low. Upon restoration of the higher priority clock, the smart multiplexer waits until it detects four complete cycles from the higher priority clock prior to switching the output of the smart multiplexer back to the higher priority clock. During this switching operation, the output of the smart multiplexer remains high until the next falling edge as shown in Figure 29.





8.3.3.1 Pin Configuration of the Smart Input Multiplexer (INMUX)

Table 7 shows how to control the smart input multiplexer. In pin configuration mode, the INSEL pin is sampled continuously, so that the application may select the input clock at any time.

INSEL(Pin 2)	IN1 BUFFER SETTING	IN2 BUFFER SETTING
LOW	ON and selected by INSEL multiplexer	OFF
HIGH	OFF	ON and selected by INSEL mux
OPEN	Smart multiplexer selects input. IN1 is th the	e primary input (it has the highest priority, therefore if it is available, smart multiplexer selects IN1)
PR SEC Inte Referenc	I_REF C_REF <i>mal</i> <i>e Clock</i> Primary Clock Figure 29. CDCUN1208LP Set	Secondary Clock Primary Clock

Table 7. Control of INMUX via the INSEL Pin

(1) This implementation does not implement a phase build-out mechanism; rather, analog filtering insuring a smooth transition at device outputs.



8.4 Device Functional Modes

8.4.1 Device Control Using the Host Interface

Host configuration mode affords a greater degree of flexibility. Unlike pin configuration mode, in which the pin settings affect the entire device, host configuration mode enables the user to apply different settings to each input and output port, as depicted in Figure 30. This includes the ability to mix and match output type, edge rate control, and output enable settings. The host interface is enabled or selected by strapping the MODE pin either high (for I²C) or low (for SPI) and resetting the device. Additional device features are accessible only through the host interface as well. For instance, the user can configure the input divider (IDIV) to /8 in host configuration mode only. Additionally, the system can power down the device through device registers.

8.4.1.1 OE and INSEL in Host Configuration Mode

In host configuration mode, the OE pin is no longer available; thus buffers are controlled individually through the host interface. The input multiplexer can be controlled either through the pin or through the device registers, in accordance with Table 12.



Figure 30. CDCUN1208LP Host Configuration – Typical Application



Device Functional Modes (continued)

When the host interface is enabled, certain pins take on alternative functions, according to Table 8.

PIN NAME IN HOST MODE	ALT PIN NAME IN PIN MODE (MODE = OPEN)	PIN NUMBER	PIN NAME IN HOST PROGRAMMING MODE (MODE/Pin 30 is tied high or low)	PIN NAME IN PIN CONFIGURATION MODE (only if MODE/Pin 30 is OPEN)
MODE		30	Programming mode 1 = I^2C , 0 = SPI,OPEN = Pins (alternative description applies)	
SDA/MOSI	DIVIDE	1	Host interface data (I ² C) / SPI Master output slave input (data In)	Input divider pin control
MISO	OTTP	19	SPI master input slave output (data out)	Output type (OTTP) pin control
SCL	OE	32	Host interface clock	Device output enable 1 = Enable, 0 = Disable
ADDR/CS	ERC	31	Host interface address (I ² C) / chip select (SPI) Pull ADDR to GND for I2C communication	Output edge rate control 1 = Fast, 0 = Slow, OPEN = Medium

The CDCUN1208LP samples the MODE pin after the device exits the power-on reset (POR) state. The device is placed in the RESET state in one of two ways: a POR circuit automatically resets the device after power is applied; or through the RESET bit (R15[1]) in register memory (see Table 12). This RESET bit is only accessible in host configuration mode. If the MODE pin (pin 11) is open (no connection), then the device is placed in the pin configuration mode and all settings are determined by the state of various pins according to Table 1 and Figure 28. If the MODE pin is low, then device enables the SPI interface; and, if MODE is high, then I²C is enabled.



Copyright © 2017, Texas Instruments Incorporated



8.5 Programming

8.5.1 Host Interface Hardware Information

8.5.1.1 SPI Communication

A SPI communication link includes a master and one or more slaves (note that CDCUN1208LP supports only single-device). Table 8 lists the four signal lines that form a SPI communication link. Figure 32 shows the format for SPI messages. The SPI master (host) initiates communication by asserting SCS low. Information on SDI/SDO is latched on each rising edge of SCL. The first bit transmitted on SDI establishes the direction of the SPI transfer. Next, the master transmits the address to be written/read (up to 15 bits). If the operation is a write, the master transmits 16 data bits on SDI. If the transfer is a read, the slave transmits 16 data bits on SDO (the master continues to clock the transfer through SCL). Figure 34 and Table 9 show the timing specifications for SPI.



Figure 32. SPI Message Format

8.5.1.1.1 CDCUN1208LP SPI Addressing

Figure 33 shows how to construct the address field for SPI messages to and from the CDCUN1208LP. The device is assigned a 4-bit fixed address (0001b). For the host to communicate with the CDCUN1208LP, the address must include this fixed value in the correct position for the device to recognize the message.



Figure 33. CDCUN1208LP Device Addressing - SPI Mode

8.5.1.1.2 Writing to the CDCUN1208LP

To initiate a SPI data transfer, the master (host) asserts the SCS (serial chip select) pin low (see Figure 32). The first rising edge of the clock signal (SCL) transfers the bit presented on the SDI pin of the CDCUN1208LP. This bit signals if a read (first bit high) or a write (first bit low) will transpire. The master shifts data to the slave with each rising edge of SCL. Following the W/R bit are 4 fixed bits followed by 11 bits that specify the address of the target register in the register file (see Figure 33). The 16 bits that follow are the data payload. If the master sends



Programming (continued)

an incomplete message, (that is, the master de-asserts the SCS pin high prior to a complete message transmission), then the slave aborts the transfer, and device makes no changes to the register file or the hardware. The master signals the slave of the completed transfer and disables the SPI port by de-asserting the SCS pin high. At no time should the clock be toggled while SCS is high. CDCUN1208LP should always be used in single-slave SPI configuration.

8.5.1.1.3 Reading From the CDCUN1208LP

As with the write operation, the master first initiates a SPI transfer by asserting the SCS pin low. The host signals a read operation by shifting a logical high in the first bit position, signaling the slave that the master is initiating a read data transfer from the slave. Thereafter, the master specifies the address of interest according to Figure 33. During the 16 clock cycles that follow, the slave presents the data from the register specified in the first half of the message on the SDO pin. The master signals the slave that the transfer is complete by de-asserting the SCS pin high. At no time should the clock be toggled while SCS is high. CDCUN1208LP should always be used in single-slave SPI configuration.

8.5.1.1.4 Block Write/Read Operation

The CDCUN1208LP supports a block write and block read operation. The master need only specify the lowest address of the sequence of addresses that the host needs to access. The CDCUN1208LP automatically increments the internal register address pointer if the SCS pin remains active low after the SPI port finishes the initial 32-bit transmission sequence. Each transmission of 16 bits (a data payload width) results in the slave automatically incrementing the address pointer (provided the SCS pin remains active low for all sequences).



Figure 34. SPI Timing Diagram



Programming (continued)

Table 9. SPI Timing Specifications

	PARAMETER	MIN	TYP	MAX	UNIT
f _{Clock}	Clock frequency for the SCL			20	MHz
t ₁	SCS to SCL setup time	10			ns
t ₂	SDI to SCL setup time	10			ns
t ₃	SDI to SCL hold time	10			ns
t ₄	SCL high duration	25			ns
t ₅	SCL low duration	25			ns
t ₆	SCL to SDO Setup time	10			ns
t ₇	SCS pulse width	20			ns
t ₈	SCL falling edge to SCS release time	10			ns

8.5.1.2 ^PC Communication

The CDCUN1208LP incorporates an I²C port compliant with I²C Bus Specification V2.1 (7-bit addressing). Some highlights are contained herein to provide clarity with respect to how communication between the host and the CDCUN1208LP is facilitated. The I²C bus comprises two signals (clock – SCL, and data – SDA). I²C implements a master-slave protocol and supports multi-master implementations. Unlike SPI that implements a chip select signal for device-level addressing and separate data signals for transmit and receive, I²C embeds the device address in the serial data stream. Because of this, devices that reside on the I²C must have a unique bus address. I²C also uses the protocol to control the direction of data flow through the data signaling line.



8.5.1.2.1 Message Transmission

8.5.1.2.1.1 Data and Address Bits

When transmitting address or data bits, the transmitter must only change the state of SDA when SCL is low. During the time that SCL is high, SDA must be stable (no transitions).



Figure 35. I²C Data/Address Bit Transmission

8.5.1.2.1.2 Special Symbols – Start (S) and Stop (P)

Messages are framed by the master by generating a START and a STOP symbol. The START symbol is signaled by transitioning the SDA line from high to low while the SCL line is high. The STOP symbol is signaled by transitioning the SDA line from low to high while the SCL line is high.



Figure 36. I²C Bus START and STOP Symbol Generation

8.5.1.2.1.3 Special Symbols – Acknowledge (ACK)

The acknowledge symbol must be sent by the receiver during the 9th clock cycle after the transmitter sends a byte of data. The transmitter allows the SDA pin to go high, and the receiver pulls the line low to acknowledge the receipt of the byte (leaving the SDA high indicates that the byte was not received). If this occurs the transmitter issues a STOP and retransmits the message. If the receiver is not prepared to receive another byte, it can suspend transmission by holding the SDA line low during the ACK time slot. When the receiver is ready to receive another byte, it releases the SDA line.

CDCUN1208LP

JAJSH89D-MAY 2012-REVISED APRIL 2019



www.ti.com

8.5.1.2.1.4 Generic Message Frame

Figure 37 shows a typical format for I²C messages. The message frame is bracketed by the START and STOP symbols (both generated by the master). If a START symbol has not been transmitted, then the bus is considered 'available'. If a START symbol has been transmitted and a STOP symbol has not been transmitted, the bus is considered 'busy'. The first 8 bits transmitted include the R/W bit and a 7-bit I²C address field. The reception of each byte grouping that is transmitted must be acknowledged by the receiver. Next, the high byte of the data pay load is transmitted (MSB first) followed by an acknowledgment by the receiver. Finally, the low byte is sent. After acknowledgment, the master sends a STOP symbol to end the message frame.



Figure 37. I²C Message Format

8.5.1.2.1.5 CDCUN1208LP Message Format

Figure 38 shows the format of addressing and flow control for I²C messages to and from the CDCUN1208LP. A message includes two address fields. The I²C address is used to support multiple devices on the bus (each device must have a unique I²C address). The register address specifies which register of the device identified by the I²C address is to be written/read.



Figure 38. CDCUN1208LP I²C Message - Addressing

8.5.1.2.1.6 CDCUN1208LP Device Addressing (PC Address)

Figure 38 outlines the construction of the I²C address shown in Figure 37. The I²C address is set to 7b'0101000, or 0x28. The ADDR pin must be pulled to ground. The next 8 bits transmitted is called the register address.



8.5.1.2.1.7 CDCUN1208LP Device Addressing (Register Address)

Figure 38 shows the format of the register address field of the I²C message. The first bit determines if the transfer is a byte or a block (more than one byte). The CDCUN1208LP register width is 16 bits (2 bytes), therefore, generally block addressing is used to access each register in its entirety. Because the I²C protocol requires that the slave address is a 7-bit field, the leading 3-bits are all '0' while the trailing 4-bits specify the device register of interest.

8.5.1.2.2 I²C Master and Slave Handshaking

Figure 39 shows the handshaking between the master (host) and the slave (CDCUN1208LP) that the I²C protocol supports. In all cases, the master drives the SCL (clock line); however, depending on the direction of transfer/acknowledgment, the master or the slave device drives SDA (data line).



Figure 39. I²C Master and Slave Handshaking Example

8.5.1.2.3 Block Read/Write

For block write/read operations, the bytes are accessed in sequential order from lowest to highest byte (with most significant bit first), with the ability to stop after any complete byte has been transferred. The start address of the transfer is specified in the same way a single word transfer is initiated.

CDCUN1208LP

JAJSH89D-MAY 2012-REVISED APRIL 2019

www.ti.com

INSTRUMENTS

Texas

8.5.1.2.4 I²C Timing

Figure 40 and Table 10 provide details regarding the timing requirements for I^2C :



I Igule to. I C I initing Diagram	Figure	40.	I ² C Timin	ng Diagram
-----------------------------------	--------	-----	------------------------	------------

Table 10. I²C Timing Requirements

	PARAMETER	MIN	MAX	UNIT
f _{SCL}	SCL clock frequency	0	100	kHz
t _{su(START)}	START setup time (SCL high before SDA low)	4.7		μs
t _{h(START)}	START hold time (SCL low after SDA low)	4		μs
tw(SCLL)	SCL low-pulse duration	4.7		μs
t _{w(SCLH)}	SCL high-pulse duration	4		μs
t _{h(SDA)}	SDA hold time (SDA valid after SCL low)	0	3.45	μs
t _{su(SDA)}	SDA setup time	250		ns
t _r	SCL / SDA input rise time		1000	ns
t _f	SCL / SDA input fall time		300	ns
t _{su(STOP)}	STOP setup time	4		μs
t _{BUS}	Bus free time between a STOP and START condition	4.7		μs



8.6 Register Maps

8.6.1 Device Registers

8.6.1.1 Device Registers: Register 00-07

Register 00: OUT1 Register 01: OUT2 Register 02: OUT3 Register 03: OUT4 Register 04: OUT5 Register 05: OUT6 Register 06: OUT7 Register 07: OUT8

Table 11. CDCUN1208LP Register 0–7 Bit Definitions

RAM BIT	BIT NAME	RELATED BLOCK	DESCRIPTION / FUNCTION	POWER UP CONDITION
15				
14				
13	TI RESERVED		TI RESERVED	
12				
11	Ť			
10	OUTx_CMOS_MODE		OUTx CMOS MODE 1 – Both sides pseudo differential 0 – Both sides in phase	0
9			OUTx Edge Rate Control	0
8	OUTx_ERC[2:0]		111 – Medium	0
7	· · · ·		000 - Fast 000 - Slow	0
6				0
5	TIRESERVED		IIRESERVED	0
4	OUTx_OE[1:0]	Reg 00: OUT1 Reg 01: OUT2 Reg 02: OUT3 Reg 03: OUT4 Reg 04: OUT5 Reg 05: OUT6	OUTx Output Enable OTTP = LVCMOS 11 – OUT1P: ON OUT1N: ON 10 – OUT1P: ON OUT1N: OFF 01 – OUT1P: OFF OUT1N: OFF 00 – OUT1P: OFF OUT1N: OFF	0
3	•	Reg 06: OUT7 Reg 07: OUT8	OTTP = Differential (LVDS, HCSL) 00 – OFF 11 - ON	0
2			OUTx Output Type	0
1	OUTx_OTTP[1:0]		11 – HCSL 10 – Reserved 01 – LVCMOS 00 - LVDS	0
0	OUTx_PD		OUTx Buffer 1 – Disabled in Tri-State 0 - Enabled	0

REGISTER ADDRESS	RAM BIT	BIT NAME	RELATED BLOCK	DESCRIPTION / FUNCTION	POWER UP CONDITION
	15	TI RESERVED			
	14	TI RESERVED			
	13	TI RESERVED			
	12	TI RESERVED			
	11	TI RESERVED			
	10	TI RESERVED			
	9	TI RESERVED			
	8	TI RESERVED			0
	7	TI RESERVED			0
	6	TI RESERVED			0
	5	IN_DIV[1]		Input Divider Control	0
11	4	IN_DIV[0]	Input (IN2 – Divider)	1 1 = /8 1 0 = /4 0 1 = /2 0 0 = /1	0
	3	IN_TYPE[1]		Input Type	0
	2	IN_TYPE[0]	Input ⁽¹⁾ (IN1 and IN2 Type)	1 1 = HCSL 1 0 = LVCMOS 0 1 = LVCMOS 0 0 = LVDS	0
	1	INSEL[1]		Input Multiplexer Control	0
	0	INSEL[0]	Input (multiplexer)	1 1 = Control through INSEL pin 1 0 = Smart MUX enabled, IN 1=primary 0 1 = IN2 buffer selected 0 0 = IN1 buffer selected	0
12-14	ALL	TI RESERVED			
	2-15	TI RESERVED			
15	1	RESET		Device Reset 1 = Reset device 0 = Run device	0
	0	PD		Device Power Down 1 = Device is powered down 0 = Device is active	0

Table 12. CDCUN1208LP Registers 11–15 Bit Definitions

(1) When configuring device inputs as LVCMOS, apply the single-ended clock signal to INxP and leave INxN either floating or ground it. The power supply voltage (1.8 V, 2.5 V, or 3.3 V) applied to V_{DD} (pin 5) establishes the switching thresholds for IN1 and IN2 in LVCMOS mode.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The CDCUN1208LP is a low additive jitter, 2:8 fan-out buffer with universal inputs and outputs. The low-power consumption, low output skew, and low additive jitter make for a flexible device in demanding applications.

9.2 Typical Application

9.2.1 PCI Express Applications

Texas Instruments offers a complete clock solution for PCI Express applications. The CDCUN1208LP can be used to fan out the 100-MHz clock signal provided by the CDCM9102 as depicted in Figure 41.





9.2.1.1 Design Requirements

For this design example, use the parameters shown in Table 13.

PARAMETER	VALUE							
f _{IN1,2}	Input single ended frequency of at least 800 kHz and at most 250 MHz.							
findiff	Input differential frequency of at least 800 kHz and at most 400 MHz (here 100 MHz).							
$\Delta V / \Delta T$ Input edge rate	Input slew rate of at least 0.75 V/ns.							

Table 13. Design Parameters

9.2.1.2 Detailed Design Procedure

The CDCUN1208LP is a easy-to-use device. The user determines the following parameters in order:

In control mode:

• Pin control mode or SPI mode (host interface) : this is done by externally pulling up or pulling down the MODE pin.

In pin control mode:

- The input type, optional input divider ratio and input multiplexer selection should be set.
- The output type, optional output edge rate control, and output enable should be set. This is described in detail in *Device Control Using Configuration Pins*.

In host control mode:

- SPI interface should be connected to the host (only one CDCUN1208LP device can be connected to the bus).
- Communication should follow the procedure described in Device Control Using the Host Interface.



9.2.1.3 Application Curves



9.3 Systems Examples

Figure 44 shows a typical application in which the receiver is off-board. The PCIe Specification (CEM2.0) requires that all source termination is on the motherboard (not on the daughter card). For this reason, the termination resistors are placed as shown. Additionally, source resistors are employed to eliminate ringing. In this case, Z_L can vary between 40 Ω and 60 Ω and R_S can range from 22 Ω to 33 Ω .



Copyright © 2017, Texas Instruments Incorporated

Figure 44. Typical Configuration – Off-Board Receiver

Figure 45 shows a typical application in which the receiver is on-board. In this case, series resistors are not required to eliminate ringing as proper termination is achieved. In this case, two termination resistors, $Z_L = 49.9$ Ω , are placed close to the receiver.



Copyright © 2017, Texas Instruments Incorporated

Figure 45. Typical Configuration – On-Board Connection

10 Power Supply Recommendations

10.1 CDCUN1208LP Power Consumption

		DEV	ICE SE	TTINGS	(See Tab	<mark>le 1)</mark> ⁽¹⁾		TEST		MAX CURRENT	MAX CURRENT	
PARAMETER	MODE	OE	ERC	OTTP	INSEL	ITTP	PD Bit	CONFIGURATION	DESCRIPTION	V_{DD} = 1.8V f_{OUT} = f_{in} = 100 MHz	$V_{DD} = 3.3V$ $f_{OUT} = f_{in} = 100MHz$	UNIT
I _{PD1.8,3.3}	L or H	L	x	x	x	L	н	Host configuration mode (see Host Configuration Mode)	Device power down	3	4	mA
I _{CORE1.8,3.3}	0	L	Х	х	х	L	х	Figure 25a,b,c	Device outputs off	26	35	mA
I _{HCSL1.8,3.3}	0	н	0	н	L	0	х	Figure 25a	HCSL buffer current consumption ⁽²⁾	23	23	mA
I _{LVDS1.8,3.3}	0	н	0	L	L	0	х	Figure 25b	LVDS buffer current consumption ⁽²⁾	9	9	mA
ILVCMOS1.8,3.3	ο	н	0	0	L	0	x	Figure 25c	LVCMOS buffer current consumption (one side) ⁽²⁾	8	11	mA
IDEV-HCSL1.8,3.3	ο	н	0	н	L	0	x	Figure 25a	Device current consumption – HCSL mode	200	200	mA
I _{DEV-LVDS1.8,3.3}	о	Н	0	L	L	0	x	Figure 25b	Device current consumption – LVDS mode	80	90	mA
IDEV-LVCMOS1.8,3.3	ο	н	0	0	L	0	x	Figure 25c	Device current consumption – LVCMOS mode	130	210	mA

Table 14. CDCUN1208LP Power Consumption ($T_A = -40^{\circ}C$ to 85°C)

(1) H = input high, L = input low; O = input open

(2) Buffer current consumption values represent the average of the current drawn by V_{DDO1}, V_{DDO2}, V_{DDO3}, and V_{DDO4}, divided by 8 (differential mode) or 16 (single-ended mode).

10.2 Device Power Supply Connections and Sequencing

VDD (pin 5) is the core power supply of the device while VDDOx (pins 11, 14, 22, and 27) provide power for the output sections. The core supply must be present either before the application of the output power supplies or be present simultaneously. Applying an output power supply voltage on any of the VDDOx pins prior to the application of power to the core supply pin potentially results in improper device operation.

VDDO2 (pin 14) and VDDO4 (pin 27) provide power for OUT1/OUT2 and OUT7/OUT8, respectively. Additionally, these pins provide power to integrated voltage regulators that condition power for two banks of outputs. For example, the regulator associated with OUT1–OUT4 receives power from the VDDO2 pin. Consequently, if the application requires one or two outputs from a bank of four, then the application must use OUT3/OUT4 and apply power through VDDO2 ⁽¹⁾. Likewise, the regulator that conditions power for OUT5–OUT8 receives power from VDDO4 (pin 27). If the application uses subset of OUT5–OUT8, then OUT7/OUT8 must be used. For example, if the application uses 6 of the 8 output channels, then VDDO1, VDDO2, and VDDO4 (along with OUT1–OUT4, and OUT7–OUT8) must be used. If the application requires the use of 7 of the 8 output channels, the VDDO1–VDDO4 are used, and OUT1–OUT7 or OUT1–OUT6 and OUT8 could be used.

(1) If OUT1 or OUT2 are used and VDDO1 is powered but not VDDO2, the CDCUN1208LP will not function properly. Likewise, if OUT5 or OUT6 are used and VDDO3 is powered but not VDDO4, then the device will not function properly either.



10.3 Device Inputs (IN1, IN2)

Figure 46 shows how to interface certain common signaling formats to the device inputs of the CDCUN1208LP. This entails both proper signal termination as well as input buffer configuration through the input type (ITTP) pin.



Copyright © 2017, Texas Instruments Incorporated

Figure 46. Common Interfaces to Device Inputs – DC Coupling

CDCUN1208LP JAJSH89D-MAY 2012-REVISED APRIL 2019



11 Layout

11.1 Layout Guidelines

- Keep the connections between the bypass capacitors and the power supply on the device as short as possible.
- Ground the other side of the capacitor using a low impedance connection to the ground plane.
- If the capacitors are mounted on the back side, 0402 components can be employed.
- For component side mounting, use 0201 body size capacitors to facilitate signal routing.
- Use a matrix of ground vias to connect the thermal pad to the ground layer.

11.2 Layout Example



Figure 47. Example Layout



www.tij.co.jp

12 デバイスおよびドキュメントのサポート

12.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 商標

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 静電気放電に関する注意事項

これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスに ついて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もありま す。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CDCUN1208LPRHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UN 1208LP	Samples
CDCUN1208LPRHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UN 1208LP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

19-Dec-2023



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCUN1208LPRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
CDCUN1208LPRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2



PACKAGE MATERIALS INFORMATION

19-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCUN1208LPRHBR	VQFN	RHB	32	3000	346.0	346.0	33.0
CDCUN1208LPRHBT	VQFN	RHB	32	250	182.0	182.0	20.0

RHB 32

5 x 5, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



RHB0032E



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RHB0032E

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RHB0032E

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated