









DRV8873-Q1

JAJSFZ9B - OCTOBER 2017 - REVISED JANUARY 2021

DRV8873-Q1 車載 H ブリッジ・モータ・ドライバ

1 特長

Texas

INSTRUMENTS

- 車載アプリケーション向けに AEC-Q100 認証を取得 - デバイス温度グレード 1:-40℃~+125℃、T_A
- N チャネルの H ブリッジ・モータ・ドライバ
 - 1 つの双方向ブラシ付き DC モータを駆動
 - 2 つの単方向ブラシ付き DC モータ
 - ソレノイドまたはその他の抵抗性および誘導性負荷
- 4.5V~38Vの動作電圧範囲
- 10A のピーク駆動電流
- 小さい R_{DS(ON)} (HS + LS)
 - T₁ = 25℃、13.5V 時 150mΩ
 - T₁ = 150°C、13.5V 時 250mΩ
- 電流センス機能内蔵
- 比例電流出力 (IPROPI)
- 構成可能な制御インターフェイス
 - PH/EN
 - PWM (IN1/IN2)
 - 独立したハーフブリッジ制御
- 1.8V、3.3V、5Vのロジック入力をサポート
- SPI またはハードウェア・インターフェイスを利用可能
- 小さなパッケージと占有面積
 - 24 ピン HTSSOP PowerPAD[™] IC パッケージ
- 保護機能
 - VM 低電圧誤動作防止 (UVLO)
 - チャージ・ポンプ低電圧検出 (CPUV)
 - 過電流保護 (OCP)
 - 出力バッテリ短絡 / GND 短絡保護
 - 開放負荷検出
 - サーマル・シャットダウン (TSD)
 - フォルト状態出力 (nFAULT/SPI)
- 拡散スペクトラム・クロックによる低い電磁気妨害 (EMI)
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可 能

2 アプリケーション

- 電子スロットル制御
- 排気再循環
- サイドミラー・チルト
- eシフタ
- エアフロー誘導弁制御

3 概要

DRV8873-Q1 は車載用ブラシ付き DC モータを駆動する 統合型ドライバ IC です。2 つのロジック入力が H ブリッ ジ・ドライバを制御し、ドライバを構成する4 つの N チャネ ル MOSFET により、最大 10A のピーク電流でモータを 双方向制御できます。また単一電源で動作し、4.5V~ 38Vの広い入力電源電圧範囲に対応します。

PH/EN または PWM インターフェイスにより、制御回路に 容易に接続できる一方、独立したハーフブリッジ制御を利 用して2つのソレノイド負荷を駆動することも可能です。

内蔵の電流センス機能により、電力定格が大きいセンス抵 抗を使わなくても、両方のハイサイド FET のモータ負荷電 流に比例する出力電流を供給できます。この機能を使用 して、モータのストールまたは負荷条件の変化を検出でき ます。

低消費電力のスリープ・モードにより、内部回路の多くをシ ャットダウンして、静止電流を極めて小さく抑制できます。 内蔵する保護機能には、低電圧誤動作防止、チャージ・ ポンプ異常検出、過電流保護、短絡保護、開放負荷検 出、過熱保護があります。フォルト状態は nFAULT ピンお よび SPI レジスタにより通知されます。

製品情報(1)

| 部品番号 | パッケージ | 本体サイズ (公称) | | | |
|------------|-------------|-----------------|--|--|--|
| DRV8873-Q1 | HTSSOP (24) | 7.70mm × 4.40mm | | | |

利用可能なパッケージについては、このデータシートの末尾にあ (1) る注文情報を参照してください。



概略回路図



英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 🐼 www.ti.com で閲覧でき、その内容が常に優先されます。 TI では翻訳の正確性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。



Table of Contents

| 1 | 特長 | 1 |
|---|--------------------------------------|---|
| 2 | アプリケーション | 1 |
| 3 | 概要 | 1 |
| 4 | Revision History | 2 |
| 5 | Pin Configuration and Functions | 3 |
| | Pin Functions | 3 |
| 6 | Specifications | 5 |
| | 6.1 Absolute Maximum Ratings | 5 |
| | 6.2 ESD Ratings | 5 |
| | 6.3 Recommended Operating Conditions | 5 |
| | 6.4 Thermal Information | 5 |
| | 6.5 Electrical Characteristics | 6 |
| | 6.6 SPI Timing Requirements | 3 |
| | 6.7 Typical Characteristics | 9 |
| 7 | Detailed Description1 | 1 |
| | 7.1 Overview | 1 |
| | 7.2 Functional Block Diagram12 | 2 |
| | 7.3 Feature Description14 | 4 |
| | 7.4 Device Functional Modes | 1 |

| 7.5 Programming | . 31 |
|---|------|
| 7.6 Register Maps | .36 |
| 8 Application and Implementation | .42 |
| 8.1 Application Information | . 42 |
| 8.2 Typical Application | . 42 |
| 9 Power Supply Recommendations | .49 |
| 9.1 Bulk Capacitance Sizing | . 49 |
| 10 Layout | .50 |
| 10.1 Layout Guidelines | . 50 |
| 10.2 Layout Example | . 50 |
| 11 Device and Documentation Support | .51 |
| 11.1 Documentation Support | . 51 |
| 11.2 Receiving Notification of Documentation Updates. | . 51 |
| 11.3 サポート・リソース | 51 |
| 11.4 Trademarks | . 51 |
| 11.5 静電気放電に関する注意事項 | . 51 |
| 11.6 用語集 | . 51 |
| 12 Mechanical, Packaging, and Orderable | |
| Information | . 51 |
| | |

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| Changes from Revision A (August 2018) to Revision B (January 2021) | Page |
|--|------|
| | 1 |
| | |
| Changes from Revision * (October 2017) to Revision A (August 2018) | Page |
| | 1 |



5 Pin Configuration and Functions





図 5-2. DRV8873S-Q1 PWP PowerPAD Package 24-Pin HTSSOP Top View

Pin Functions

| PIN | | | | | |
|---------|-------------|-------------|---------------------|---|--|
| NAME | NO. | | TYPE ⁽¹⁾ | DESCRIPTION | |
| NAME | DRV8873H-Q1 | DRV8873S-Q1 | | | |
| СРН | 22 | 22 | PWR | Charge pump switching node. Connect a X7R capacitor with a value of 47 nF between the CPH and CPL pins. | |
| CPL | 23 | 23 | PWR | Charge pump switching node. Connect a X7R capacitor with a value of 47 nF between the CPH and CPL pins. | |
| DVDD | 1 | 1 | PWR | Digital regulator. This pin is the 5-V internal digital-supply regulator. Bypass this pin to GND with a 6.3-V, $1-\mu$ F ceramic capacitor. | |
| EN/IN1 | 7 | 7 | I | Control Inputs. For details, see the セクション 7.3.1.1 section. This pin has an internal pulldown resistor to GND. | |
| DISABLE | 9 | 9 | I | Bridge disable input. A logic high on this pin disables the H-bridge Hi-Z. Internal pullup to DVDD. | |
| GND | 24 | 24 | PWR | Ground pin | |
| IPROPI1 | 10 | 10 | 0 | High-side FET current. The analog current proportional to the current flowing in the half bridge. | |
| IPROPI2 | 12 | 12 | 0 | High-side FET current. The analog current proportional to the current flowing in the half bridge. | |
| nITRIP | 5 | _ | I | Internal current-regulation control pin (ITRIP). To enable the ITRIP feature, do not connect this pin (or tie it to GND). To disable the ITRIP feature, connect this pin to the DVDD pin. | |
| nOL | 6 | _ | I | Open-load diagnostic control pin. To run the open-load diagnostic at power up, tie it to ground. Connect it to DVDD, open-load diagnostic will be disabled. | |
| MODE | 3 | _ | Ι | Input mode pin. Sets the PH/EN, PWM, or independent-PWM mode. | |
| OUT1 | 18 | 18 | 0 | Half-bridge output 1. Connect this pin to the motor or load. | |
| OUT1 | 19 | 19 | 0 | Half-bridge output 1. Connect this pin to the motor or load. | |
| OUT2 | 14 | 14 | 0 | Half-bridge output 2. Connect this pin to the motor or load. | |
| OUT2 | 15 | 15 | 0 | Half-bridge output 2. Connect this pin to the motor or load. | |

Copyright © 2023 Texas Instruments Incorporated

DRV8873-Q1 JAJSFZ9B – OCTOBER 2017 – REVISED JANUARY 2021



| PIN | | | | |
|--------|-------------|-------------|-----|--|
| | N | NO. | | DESCRIPTION |
| NAME | DRV8873H-Q1 | DRV8873S-Q1 | | |
| PH/IN2 | 8 | 8 | I | Control inputs. For details, see the セクション 7.3.1.1 section. This pin has an internal pulldown resistor to GND. |
| SCLK | _ | 5 | I | Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin. |
| SDI | _ | 4 | I | Serial data input. Data is captured on the falling edge of the SCLK pin. |
| SDO | _ | 3 | PP | Serial data output. Data is shifted out on the rising edge of the SCLK pin. This is a push-pull output. |
| SR | 4 | — | I | Slew rate adjust. This pin sets the slew rate of the H-bridge outputs. |
| SRC | 16 | 16 | 0 | Power FET source. Tie this pin to GND through a low-impedance path. |
| SRC | 17 | 17 | 0 | Power FET source. Tie this pin to GND through a low-impedance path. |
| VCP | 21 | 21 | PWR | Charge pump output. Connect a 16-V, 1- μ F ceramic capacitor from this pin to the VM supply. |
| VM | 13 | 13 | PWR | Power supply. This pin is the motor supply voltage. Bypass this pin to GND with a $0.1\mathchar`up$ ceramic capacitor and a bulk capacitor. |
| VM | 20 | 20 | PWR | Power supply. This pin is the motor supply voltage. Bypass this pin to GND with a $0.1\mathac{\mu}F$ ceramic capacitor and a bulk capacitor. |
| nFAULT | 2 | 2 | OD | Fault indication pin. This pin is pulled logic low with a fault condition. This open-drain output requires an external pullup resistor. |
| nSCS | _ | 6 | I | Serial chip select. An active low on this pin enables the serial interface communications. Internal pullup to nSLEEP. |
| nSLEEP | 11 | 11 | I | Sleep input. To enter a low-power sleep mode, set this pin logic low. |

(1) I = input, O = output, PWR = power, NC = no connect, OD = open-drain output, PP = push-pull output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|-------------------|----------------------------------|--|----------------------|-----------------------|------|
| | Power supply voltage | VM | -0.3 | 40 | V |
| | Charge pump voltage | VCP, CPH | -0.3 | V _{VM} + 5.7 | V |
| | Charge pump switching pin | CPL | -0.3 | V _{VM} | V |
| | Internal logic regulator voltage | DVDD | -0.3 | 5.7 | V |
| | Digital pin voltage | EN/IN1, PH/IN2, nSLEEP, DISABLE, nFAULT, MODE, SR, SCLK, SDI, SDO, nSCS | -0.3 | 5.7 | V |
| V _{TRIP} | Analog pin voltage | IPROPI1, IPROPI2 | 0 | 5.5 | V |
| V _{SRC} | H-Bridge source pin voltage | | -0.3 | 0.3 | V |
| | Phase node pin voltage | OUTx | V _{SRC} – 1 | V _{VM} + 1 | V |
| | Open drain output current | nFAULT | 0 | 10 | mA |
| | Push-pull output current | SDO | 0 | 10 | mA |
| TJ | Operating junction temperature | | -40 | 150 | °C |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | | VALUE | UNIT |
|--------------------|----------------------------|---|---------------------------------|-------|------|
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per AEC Q100–002 HBM ESD Classification Level $2^{(1)}$ | | ±2000 | |
| | | Scharge Charged device model (CDM), per AEC Q100–011 | Corner pins (1, 12, 13, and 24) | ±750 | V |
| | | CDM ESD Classification Level C4D | Other pins | ±500 | |

(1) AEC Q100–002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS–001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|------------------|-------------------------------------|-----|-----|------|
| V _{VM} | Power supply voltage | 4.5 | 38 | V |
| VI | Logic level input voltage | 0 | 5.5 | V |
| f _{PWM} | Applied PWM signal (EN/IN1, PH/IN2) | | 100 | kHz |
| T _A | Operating ambient temperature | -40 | 125 | °C |
| TJ | Operating junction temperature | -40 | 150 | °C |

6.4 Thermal Information

| | | DRV8873-Q1 | | |
|-----------------------|--|------------|------|--|
| | PWP (HTSSOP) | UNIT | | |
| | | 24 PINS | | |
| R _{0JA} | Junction-to-ambient thermal resistance | 27.8 | °C/W | |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 18.8 | °C/W | |
| R _{θJB} | Junction-to-board thermal resistance | 5.1 | °C/W | |
| Ψ _{JT} | Junction-to-top characterization parameter | 0.3 | °C/W | |

Copyright © 2023 Texas Instruments Incorporated



| | | DRV8873-Q1 | |
|-----------------------|--|------------|------|
| | PWP (HTSSOP) | UNIT | |
| | | 24 PINS | |
| Ψ _{JB} | Junction-to-board characterization parameter | 5.2 | °C/W |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | 1.0 | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

Over recommended operating conditions unless otherwise noted. Typical limits apply for $T_A = 25^{\circ}C$ and $V_{VM} = 13.5 V$

| POWER VIELES (VM, DVDD) VM VM operating voltage 4.5 38 V VM VM operating supply current V _M = 13.5 V; nSLEEP = 1; DISABLE 5 10 mA VMOD0 Interal logic regulator voltage 2-mA load, V _M > 5.5 V 4.7 5 30 µA VDVD0 Interal logic regulator voltage 2-mA load, V _M > 5.5 V 4.7 5 30 µA VDVD0 Interal logic regulator voltage 2-mA load, V _M > 5.5 V 4.7 5 30 µB REEP logic box to start device shutdown 50 - 4 prime 15 mS REEP logic box to start device ready for input signals NSLEEP logic box to start device ready for input signals 10 2.5 - µB C0204 UR-oruntitr NSLEEP logic box to start device ready for input signals 10 2.5 - µB C0204 DISABLE deglitch time DISABLE signal transition 2.5 - µB C0204 CPC perating voltage With respect to VM V_V _M + 13.5 V MA <th></th> <th>PARAMETER</th> <th>TEST CONDITIONS</th> <th>MIN</th> <th>TYP</th> <th>MAX</th> <th>UNIT</th> | | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|------------------------|-----------------------------------|--|-----|--------------------|-----|------|
| WM WM WM WM VM VM Parting supply currentVM VM Parting supply currentVM VM | POWER | SUPPLIES (VM, DVDD) | | | | | |
| VM VM operating supply current Vm = 13.5 V; nSLEEP = 1; DISABLE 5 10 mA VM(0) VM sleep mode supply current Vm = 13.5 V; nSLEEP = 0 15 30 VA VD/DD Internal logic regulator voltage 2-mA load, VmA > 5.5 V 4.7 5 5.3 V (REER) Sleep time nSLEEP low to stirt device shutdown 50 20 µs (REER) nSLEEP high to device ready for input 5 20 µs (RMAK) Wake-up time nSLEEP high to device ready for input 1.5 ms (DISABLE deglitch time DISABLE signal transition 2.5 µs CP operating voltage with respect to VM 7 10 mA VCP VCP current Vm = 13.5 V 7 10 mA VCP VCP current Vm = 13.5 V 7 10 mA VCP VCP current Vm = 13.5 V 10 16.0 16.0 16.0 16.0 16.0 16.0 16.0 16.0 16.0 16.0 | V _{VM} | VM operating voltage | | 4.5 | | 38 | V |
| VM(c) VM sleep mode supply current V _{vM} = 13.5 V; NSLEEP = 0 15 30 µA Vocoo Internal logic regulator voltage 2-mA load, V _{vM} > 5.5 V 4.7 5 5.3 V (RESET) Sleep time nSLEEP low to start device shutdown 50 20 µs (RESET) NSLEEP low to only clear fault registers 5 20 µs (mass) Turn-on time nSLEEP low to only clear fault registers 5 20 µs (mass) Turn-on time nSLEEP high to device ready for input transition 2.5 V µs CHARCE DISABLE deglitch time DISABLE signal transition 2.5 V µs CHARCE VCP, CPCH, CPL, CPL, CPL, CPL, CPL, CPL, CPL, CPL | I _{VM} | VM operating supply current | V _{VM} = 13.5 V; nSLEEP = 1; DISABLE =0 | | 5 | 10 | mA |
| MDDD Internal logic regulator voltage 2-mA load, V _{VM} > 5.5 V 4.7 5 5.3 V (SLEEP) Sleep time nSLEEP low to start device shutdown 50 µs (RESET) nSLEEP high to device ready for input signals nSLEEP high to device ready for input signals 5 20 µs (WMAC) Wake-up time nSLEEP high to device ready for input signals 1.5 ms (NMAE) DISABLE deglitch time DISABLE signal transition 2.5 µs (MARGE FUNP (VCP, CPH, CPL) V/vm > 1.5, V/vm > 1.5, V/vm > 1.5 ms ms (VCP) VCP operating voltage with respect to VM V/vm > 1.6 V (VCP) VCP ourrent V/vm > 1.3, 5 V 7 10 mA (VCP) VCP current V/vm > 1.3, 5 V 7 10 mA (VCP) VCP ourrent V/vm > 1.3, 5 V 7 10 mA (VCP) Input logic-logh voltage 0 0.8 V (VL) Input logic-logh voltage 1.6 5.3 V <td>I_{VM(Q)}</td> <td>VM sleep mode supply current</td> <td>V_{VM} = 13.5 V; nSLEEP = 0</td> <td></td> <td>15</td> <td>30</td> <td>μA</td> | I _{VM(Q)} | VM sleep mode supply current | V _{VM} = 13.5 V; nSLEEP = 0 | | 15 | 30 | μA |
| Image: Step: | V _{DVDD} | Internal logic regulator voltage | 2-mA load, V _{VM} > 5.5 V | 4.7 | 5 | 5.3 | V |
| nSLEEP reset pulse nSLEEP low to only clear fault registers 5 20 µs ivertice mSLEEP low to only clear fault registers 5 20 µs ivertice mSLEEP log to device ready for input signals nsLEEP high to device ready for input signals 1.5 ms ivertice Turn-on time VM > V _(VUC0) ; nSLEEP = 1, to output transition 1.5 ms ivertice DISABLE deglitch time DISABLE signal transition 2.5 µs CHARGE VCP CPC PCPL, CPL, CPL V< | t _(SLEEP) | Sleep time | nSLEEP low to start device shutdown | 50 | | | μs |
| wmake wmake mma mma mma mma mma on Turn-on time Win >V(UVLO); nSLEEP = 1, to output transition 1.5 mma mma (DISABLE DISABLE deglitch time DISABLE signal transition 2.5 µs (DISABLE deglitch time DISABLE signal transition 2.5 µs CHARCE VEVP 0CP, CPH, CPL) V VCP VCP operating voltage V/m = 13.5 V V Mma VCP Charge pump switching frequeery V/m = 13.5 V V Mma Mma VCP Charge pump switching frequeery V/m > V(UVLO); nSLEEP = 1 400 Mma VDCD Charge pump switching frequeery V/m > V(UVLO); nSLEEP = 1 400 Mma V1 Input logic-log vontage 0 0.8 V V1 Input logic-log vontage 0 0.8 V V1 Input logic-log current V/m = 0 V 5 J J R R = 000b; log = 1 A 1.2 S R = 000b; log = 1 A 1.6 | t _(RESET) | nSLEEP reset pulse | nSLEEP low to only clear fault registers | 5 | | 20 | μs |
| on Turn-on time VM > V(UVLO); nSLEEP = 1, to output transition 1.5 ms (DISABLE deglitch time DISABLE signal transition 2.5 μs (DISABLE DISABLE deglitch time DISABLE signal transition 2.5 μs (DISABLE deglitch time DISABLE signal transition 2.5 μs (VCP VCP operating voltage with respect to VM Vvm+5 V (VCP VCP current Vvm = 13.5 V 7 10 mA (VCP) Charge pump switching frequency Vvm > V(vvl, civl, ci); nSLEEP = 1 400 KHz OGIC-LEVEL INPUTS (EN/IN1, PH/IN2, nSLEEP, SCLK, SDI) N N VIII Input logic-low voltage 0 0.8 V VIII Input logic-low voltage 0 0.8 V VIII Input logic-low voltage 0 0 K N IL Input logic-low current VIN = 0 V -5 5 μA RPD Internal pulldown resistance In GOND KR SR = 0010; | t _(WAKE) | Wake-up time | nSLEEP high to device ready for input signals | | | 1.5 | ms |
| Image: Register time DISABLE signal transition 2.5 μs CHARGE FUMP (VCP, CPH, CPL) V/V/V/V/V/V/V/V/V/V/V/V/V/V/V/V/V/V/V/ | t _{on} | Turn-on time | $VM > V_{(UVLO)}$; nSLEEP = 1, to output transition | | | 1.5 | ms |
| CHARGE UMP (VCP, CPH, CPL) with respect to VM V/VM V/VM </td <td>t_(DISABLE)</td> <td>DISABLE deglitch time</td> <td>DISABLE signal transition</td> <td></td> <td>2.5</td> <td></td> <td>μs</td> | t _(DISABLE) | DISABLE deglitch time | DISABLE signal transition | | 2.5 | | μs |
| V/CPVCP operating voltagewith respect to VMV/Vm <td>CHARGE</td> <td>PUMP (VCP, CPH, CPL)</td> <td></td> <td></td> <td></td> <td></td> <td></td> | CHARGE | PUMP (VCP, CPH, CPL) | | | | | |
| VCP current V _{VM} = 13.5 V 7 10 mA f _{VCP}) Charge pump switching frequency V _{VM} > V _(UVLO) ; nSLEEP = 1 400 kHz LOGIC-LEE INPUTS (EN/IN1, PH/IN2, nSLEEP SCLK, SDI) UNC 0 0.8 V VIL Input logic-low voltage 0 0.8 V VIL Input logic-logic voltage 0 0.8 V Internal pulldown resistance VIN = 0 V -5 50 µA RPD Internal pulldown resistance to GND 100 kG2 K SR = 000b; I ₀ = 1 A 1.6 1.6 SR 1.6 SR N SR = 100b; I ₀ = 1 A 3.4 1.6 SR 1.6 SR 1.6 SR 1.6 SR 1.6 SR 1.6 <td< td=""><td>V_{VCP}</td><td>VCP operating voltage</td><td>with respect to VM</td><td></td><td>V_{VM}+5</td><td></td><td>V</td></td<> | V _{VCP} | VCP operating voltage | with respect to VM | | V _{VM} +5 | | V |
| ξ _(VCP) Charge pump switching frequency V _{VM} > V _(UVLO) ; nSLEEP = 1 400 kHz LOGIC-LEVEL INPUTS (EN/IN1, PH/IN2, nSLEEP, SCLK, SDI) VIL Input logic-low voltage 0 0.8 V VHYS Input logic-low current VIN = 0 V -5 5 µA Internal pulldown resistance to GND 0 100 kΩ RPD Internal pulldown resistance to GND 10.6 1.2 µA SR = 001b; I ₀ = 1 A 3.4 1.6 | I _{VCP} | VCP current | V _{VM} = 13.5 V | | 7 | 10 | mA |
| LOGIC-LEVEL INPUTS (EN/IN1, PH/IN2, nSLEEP, SCLK, SDI) VIL Input logic-low voltage 0 0.8 V VIL Input logic-low voltage 1.6 5.3 V VIL Input logic-low voltage 1.6 5.3 V VIL Input logic-low voltage VIL 1.6 5.3 V VIL Input logic-low voltage VIL 1.6 5.3 V VHYS Input logic-low voltage VIL 0 -5 5 µA IL Input logic-low current VIL 0 V -5 50 µA ILL Input logic-low current VIL 5 V -50 µA RPD Internal pulldown resistance to GND 100 kΩ SR = 000b; I_0 = 1 A 1.2 SR = 001b; I_0 = 1 A 1.6 SR = 010b; I_0 = 1 A 3.4 Propagation delay (EN/IN1, PH/IN2 SR = 101b; I_0 = 1 A 3.4 SR = 101b; I_0 = 1 A 3.4 SR = 101b; I_0 = 1 A 3.3 SR = 111b; I_0 = 1 A 3.3 </td <td>f_(VCP)</td> <td>Charge pump switching frequency</td> <td>V_{VM} > V_(UVLO); nSLEEP = 1</td> <td></td> <td>400</td> <td></td> <td>kHz</td> | f _(VCP) | Charge pump switching frequency | V _{VM} > V _(UVLO) ; nSLEEP = 1 | | 400 | | kHz |
| VIL Input logic-low voltage 0 0.8 V VIH Input logic-high voltage 1.6 5.3 V VIH Input logic-high voltage 1.6 5.3 V VHYS Input logic-high voltage 1.6 5.3 V VHYS Input logic-high voltage VIN<0V | LOGIC-LI | EVEL INPUTS (EN/IN1, PH/IN2, nSLE | EP, SCLK, SDI) | | | | |
| VI _H Input logic-high voltage 1.6 5.3 V V _{HYS} Input logic hysteresis mV 150 mV I _L Input logic-high current V _{IN} = 0 V 5 5 µA I _H Input logic-high current V _{IN} = 5 V -50 µA RpD Internal pulldown resistance to GND 100 KΩ RpD Internal pulldown resistance to GND 1.2 | V _{IL} | Input logic-low voltage | | 0 | | 0.8 | V |
| VHYS Input logic hysteresis VIN 0 V 150 mV ILL Input logic-low current VIN 0 V -5 5 μ A IH Input logic-high current VIN 5 V 50 μ A IH Input logic-high current VIN 5 V 50 μ A RpD Internal pulldown resistance to GND 100 KΩ RpD Internal pulldown resistance SR = 000b; I_0 = 1 A 1.2 N SR = 010b; I_0 = 1 A 1.6 SR = 010b; I_0 = 1 A 2.6 SR = 010b; I_0 = 1 A 3.4 N SR = 100b; I_0 = 1 A SR = 100b; I_0 = 1 A 3.4 SR = 100b; I_0 = 1 A 3.4 SR = 110b; I_0 = 1 A 3.4 SR = 110b; I_0 = 1 A 5.2 SR = 110b; I_0 = 1 A 5.2 SR = 111b; I_0 = 1 A 3.3 SR = 111b; I_0 = 1 A 3.3 SR = 111b; I_0 = 1 A 3.3 SR = 111b; I_0 = 1 A 3.4 SR = 111 | V _{IH} | Input logic-high voltage | | 1.6 | | 5.3 | V |
| $\begin{array}{ c c c } Input logic-low current & V_{IN} = 0 \ V & -5 & 5 & \mu A \\ \hline H_{IH} & Input logic-high current & V_{IN} = 5 \ V & 50 & \mu A \\ \hline R_{PD} & Internal pulldown resistance & to GND & 100 & k\Omega \\ \hline R_{PD} & Internal pulldown resistance & to GND & 100 & k\Omega \\ \hline R_{PO} & Internal pulldown resistance & Interna$ | V _{HYS} | Input logic hysteresis | | | 150 | | mV |
| $\begin{array}{ c c c c } \hline h h$ h$ h$ h$ h$ h$ h$ h$ h$$ | I _{IL} | Input logic-low current | V _{IN} = 0 V | -5 | | 5 | μA |
| RpD Internal pulldown resistance to GND 100 kΩ Apple SR = 000b; l_0 = 1 A 1.2 SR = 001b; l_0 = 1 A 1.6 SR = 001b; l_0 = 1 A 1.6 SR = 001b; l_0 = 1 A 2.6 SR = 010b; l_0 = 1 A 2.6 SR = 010b; l_0 = 1 A 2.6 SR = 011b; l_0 = 1 A 2.6 SR = 010b; l_0 = 1 A 3.4 SR = 010b; l_0 = 1 A 3.4 SR = 010b; l_0 = 1 A 3.4 SR = 100b; l_0 = 1 A 5.2 SR = 110b; l_0 = 1 A 5.2 SR = 110b; l_0 = 1 A 3.3 SR = 110b; l_0 = 1 A 3.4 SR = 110b; l_0 = 1 A 3.4 SR = 110b; l_0 = 1 A 3.3 SR = 111b; l_0 = 1 A 3.3 SR = 111b; l_0 = 1 A 3.3 SR = 111b; l_0 = 1 A 3.4 SR = 110b; l_0 = 1 A SR = 100 B SR = 100 B SR = 100 B SR = 100 B | I _{IH} | Input logic-high current | V _{IN} = 5 V | | 50 | | μA |
| Result SR = 000b; I ₀ = 1 A 1.2 SR = 001b; I ₀ = 1 A 1.6 SR = 001b; I ₀ = 1 A 2.6 SR = 010b; I ₀ = 1 A 2.6 SR = 011b; I ₀ = 1 A 3.4 SR = 100b; I ₀ = 1 A 3.4 SR = 101b; I ₀ = 1 A 5.2 SR = 110b; I ₀ = 1 A 5.2 SR = 110b; I ₀ = 1 A 5.2 SR = 110b; I ₀ = 1 A 7.8 SR = 111b; I ₀ = 1 A 13.3 -OGIC-LEVEL INPUT (DISABLE) Rev_DIS Internal pull-up resistance DISABLE to DVDD 100 kΩ V _{1L,DIS} Input logic-low voltage 0 0.8 V | R _{PD} | Internal pulldown resistance | to GND | | 100 | | kΩ |
| $ \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$ | | | SR = 000b; I _O = 1 A | | 1.2 | | |
| $\begin{array}{ c c c c c } & R & SR & = & 010b; \ I_0 & = & 1A & & & 2.6 & & \\ & SR & = & 011b; \ I_0 & = & 1A & & & 3.4 & & \\ & SR & = & 011b; \ I_0 & = & 1A & & & 3.4 & & \\ & SR & = & 010b; \ I_0 & = & 1A & & & 3.4 & & \\ & SR & = & 100b; \ I_0 & = & 1A & & & 4.1 & & \\ & SR & = & 101b; \ I_0 & = & 1A & & & 4.1 & & \\ & SR & = & 101b; \ I_0 & = & 1A & & & 5.2 & & \\ & SR & = & 110b; \ I_0 & = & 1A & & & 5.2 & & \\ & SR & = & 111b; \ I_0 & = & 1A & & & 7.8 & & \\ & SR & = & 111b; \ I_0 & = & 1A & & & 7.8 & & \\ & SR & = & 111b; \ I_0 & = & 1A & & & 7.8 & & \\ \hline \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$ | | | SR = 001b; I _O = 1 A | | 1.6 | | |
| $\frac{\Pr_{\text{Propagation delay (EN/IN1, PH/IN2}}{\text{to OUTx} = 50\%)} \left(\begin{array}{c} SR = 011b; \ l_0 = 1 \text{ A} & 3.4 \\ SR = 100b; \ l_0 = 1 \text{ A} & 4.1 \\ SR = 100b; \ l_0 = 1 \text{ A} & 5.2 \\ SR = 101b; \ l_0 = 1 \text{ A} & 5.2 \\ SR = 110b; \ l_0 = 1 \text{ A} & 7.8 \\ SR = 111b; \ l_0 = 1 \text{ A} & 13.3 \end{array} \right) $ $\frac{\text{LOGIC-LEVEL INPUT (DISABLE)}}{\text{Logic-low voltage}} \frac{\text{DISABLE to DVDD} & 100 \text{ k}\Omega}{\text{O}} $ | | | SR = 010b; I _O = 1 A | | 2.6 | | |
| $\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$ | t . | Propagation delay (EN/IN1, PH/IN2 | SR = 011b; I _O = 1 A | | 3.4 | | |
| $\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$ | 'pd | to OUTx = 50%) | SR = 100b; I _O = 1 A | | 4.1 | | μs |
| $\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$ | | | SR = 101b; I _O = 1 A | | 5.2 | | |
| $\begin{tabular}{ c c c c c c c } \hline SR = 111b; I_0 = 1 \mbox{ A} & 13.3 \\ \hline LOGIC-LEVEL INPUT (DISABLE) \\ \hline R_{PU,DIS} & Internal pull-up resistance & DISABLE to DVDD & 100 & k\Omega \\ \hline & & & & & & & & & & & & \\ \hline & & & &$ | | | SR = 110b; I _O = 1 A | | 7.8 | | |
| LOGIC-LEVEL INPUT (DISABLE) R _{PU,DIS} Internal pull-up resistance DISABLE to DVDD 100 kΩ V _{IL,DIS} Input logic-low voltage 0 0.8 V | | | SR = 111b; I _O = 1 A | | 13.3 | | |
| R _{PU,DIS} Internal pull-up resistance DISABLE to DVDD 100 kΩ V _{IL,DIS} Input logic-low voltage 0 0.8 V | LOGIC-L | EVEL INPUT (DISABLE) | | | | | |
| V _{IL,DIS} Input logic-low voltage 0 0.8 V | R _{PU,DIS} | Internal pull-up resistance | DISABLE to DVDD | | 100 | | kΩ |
| | V _{IL,DIS} | Input logic-low voltage | | 0 | | 0.8 | V |
| VIH,DISInput logic-high voltage1.65.3V | V _{IH,DIS} | Input logic-high voltage | | 1.6 | | 5.3 | V |
| LOGIC-LEVEL INPUT (nSCS) | LOGIC-L | EVEL INPUT (nSCS) | | | | | |

TEXAS INSTRUMENTS www.ti.com/ja-jp

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|-----------------------|-------------------------------|--|-----------|------|------------------------|------|--|
| V _{IL,nSCS} | Input logic-low voltage | | 0 | | 0.8 | V | |
| V _{IH,nSCS} | Input logic-high voltage | | 1.6 | | 5.3 | V | |
| R _{PU,nSCS} | Internal pull-up resistance | nSCS to nSLEEP | | 450 | | kΩ | |
| LOGIC-LI | EVEL INPUT (nSLEEP) | | | | | | |
| V _{IL,SLEEP} | Input logic-low voltage | | 0 | | 0.8 | V | |
| V _{IH,SLEEP} | Input logic-high voltage | | 2.7 | | 5.3 | V | |
| I _{IH,SLEEP} | Input logic-high current | V _{IN} = 5 V; nSCS is High | | 8 | 0+I _{SDO} (1) | μA | |
| THREE-L | EVEL INPUT (MODE) | | | | | | |
| R _{IN-1} | Input mode 1 | Tied to GND | | | 105 | Ω | |
| R _{IN-2} | Input mode 2 | Tied to GND | 190 | | | kΩ | |
| R _{IN-3} | Input mode 3 | Tied to DVDD | | | 105 | Ω | |
| PUSH-PU | ILL OUTPUT (SDO) | | | | | | |
| R _{PD,SDO} | Internal pull-down resistance | With respect to GND | | 30 | 50 | Ω | |
| R _{PU,SDO} | Internal pull-up resistance | With respect to nSLEEP | | 120 | 240 | Ω | |
| OPEN DR | AIN OUTPUT (nFAULT) | | | | | | |
| V _{OL} | Output logic-low voltage | I _O = 2 mA | | | 0.1 | V | |
| I _{OZ} | Output high-impedance leakage | V _O = 5 V | -2 | | 2 | μA | |
| MOTOR D | DRIVER OUTPUTS (OUT1, OUT2) | | | | | | |
| _ | | V _{VM} = 13.5 V; T _A = 25°C; T _J = 25°C | | 75 | | | |
| R _{DS(ON)} | High-side FET on-resistance | V _{VM} = 13.5 V; T _A = 25°C; T _J = 150°C | | 125 | 155 | mΩ | |
| _ | Low-side FET on-resistance | V _{VM} = 13.5 V; T _A = 25°C; T _J = 25°C | · · · · · | 75 | | - | |
| R _{DS(ON)} | | V _{VM} = 13.5 V; T _A = 25°C; T _J = 150°C | | 125 | 155 | mΩ | |
| t _(DEAD) | Output dead time | SR = 100b | | 500 | | ns | |
| V _{F(DIODE)} | Body diode forward voltage | I _O = 1 A | | 0.8 | | V | |
| . (2.022) | | nSLEEP = 0 | | 62 | | | |
| I _{SINK} | Sink current when OUTx = Hi-Z | nSLEEP = 1, DISABLE = 1 | | 340 | | μA | |
| | | $I_{\Omega} = 1 \text{ A}$; Connect to GND | | 53.2 | | | |
| | | $I_{O} = 1 \text{ A}; \text{ R}_{(SR)} = 22 \text{ k}\Omega \pm 5\% \text{ to GND}$ | | 34 | | | |
| | Slew rate (H/W Device) | $I_{O} = 1 \text{ A}; \text{ R}_{(SR)} = 68 \text{ k}\Omega \pm 5\% \text{ to GND}$ | | 18.3 | | | |
| SR | OUTx 10% to 90% changing | $I_{O} = 1 \text{ A}; \text{ No connect (Hi-Z)}$ | | 13 | | V/µs | |
| | | $I_{O} = 1 \text{ A}; \text{ R}_{(SR)} = 51 \text{ k}\Omega \pm 5\% \text{ to DVDD}$ | | 7.9 | | | |
| | | $I_{O} = 1 \text{ A}; \text{ Connect to DVDD}$ | | 2.6 | | | |
| | | I _O = 1 A; SR = 000b | | 53.2 | | | |
| | | I _O = 1 A; SR = 001b | | 34 | | | |
| | | I _O = 1 A; SR = 010b | | 18.3 | | | |
| | Slew rate (SPI Device) | I _O = 1 A; SR = 011b | | 13 | | | |
| SR | OUTx 10% to 90% changing | I _O = 1 A; SR = 100b | | 10.8 | | V/µs | |
| | | I _O = 1 A; SR = 101b | | 7.9 | | | |
| | | I _O = 1 A; SR = 110b | | 5.3 | | | |
| | | I ₀ = 1 A; SR = 111b | | 2.6 | | | |
| | | OPI2) | | 2.0 | | | |
| k | Current mirror scaling | | | 1100 | | Δ/Δ | |
| <u></u> | | lo < 1 A | _50 | 1100 | 50 | | |
| k _{ERR} | Current mirror scaling | | | | 50 | 0/_ | |
| | | 10 = 1 A | -5 | | ວ | 70 | |

DRV8873-Q1 JAJSFZ9B – OCTOBER 2017 – REVISED JANUARY 2021



| Over rec | ommended operating conditions ur | less otherwise noted. Typical limits ap | ply for $T_A = 2$ | 5°C and V _{VI} | M = 13.5 V | V |
|----------------------|-------------------------------------|--|-------------------|-------------------------|------------|------|
| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| t | | V _O = 2 V; SR = 000b | | 2.2 | | 110 |
| (IPROPI) | | V _O = 2 V; SR = 111b | | 10.5 | | μs |
| CURREN | IT REGULATION | | | | | |
| | | ITRIP_LVL = 00b; V _{VM} = 13.5 V | 3.27 | 3.85 | 4.43 | |
| | | ITRIP_LVL = 01b; V _{VM} = 13.5 V | 4.6 | 5.4 | 6.2 | • |
| ITRIP | Current limit threshold | ITRIP_LVL = 10b; V _{VM} = 13.5 V | 5.5 | 6.5 | 7.5 | А |
| | | ITRIP_LVL = 11b; V _{VM} = 13.5 V | 5.95 | 7 | 8.1 | |
| | | TOFF = 00b | | 20 | | |
| | | TOFF = 01b | | 40 | | |
| tOFF | PWM off-time | TOFF = 10b | | 60 | | μs |
| | | TOFF = 11b | | 80 | | |
| t _{BLANK} | PWM blanking time | | | 5 | | μs |
| PROTEC | | 1 | | | I | |
| ., | VM undervoltage lockout | VM falling; UVLO report | | 4.35 | 4.45 | |
| V _(UVLO) | | VM rising; UVLO recovery | | 4.5 | 4.7 | V |
| t _(UVLO) | VM UVLO falling deglitch time | VM falling; UVLO report | | 10 | | μs |
| V _(RST) | VM UVLO reset | VM falling; UVLO report; device reset | | | 4.1 | V |
| V _{VCP(UV)} | Charge pump undervoltage | V_{VM} = 12 V; T_A = 25°C; CPUV report | V | _{/M} + 2.25 | | V |
| I _(OCP) | Overcurrent protection trip level | | 10 | | | А |
| t _(OCP) | Overcurrent deglitch time | | | 3 | 5 | μs |
| t _(RETRY) | Overcurrent retry time (H/W Device) | | | 4 | | ms |
| | | OCP_TRETRY = 00b | | 0.5 | | |
| | | OCP_TRETRY = 01b | | 1 | | |
| t _(RETRY) | Overcurrent retry time (SPI Device) | OCP_TRETRY = 10b | | 2 | | ms |
| | | OCP_TRETRY = 11b | | 4 | | |
| V _{OLA} | Open load active mode | | 150 | 300 | 450 | mV |
| | | OL_DLY = 0b | | 0.3 | | |
| t _{d(OL)} | Open load diagnostic delay time | OL_DLY = 1b | | 1.2 | | ms |
| I _{OL} | Open load current | | | 3 | | mA |
| T _{OTW} | Thermal warning temperature | Die temperature (T _J) | 140 | 150 | 160 | °C |
| T _{TSD} | Thermal shutdown temperature | Die Temperature (T _J) | 165 | 175 | 185 | °C |
| T _{hvs} | Thermal shutdown hysteresis | Die temperature (T _{.1}) | | 20 | | °C |

(1) SDO output current external to the device

6.6 SPI Timing Requirements

| | | MIN | NOM | MAX | UNIT |
|-----------------------|--|-----|-----|-----|------|
| t _(READY) | SPI ready, VM > V _(UVLO) | | 1 | | ms |
| t _(CLK) | SCLK minimum period | 100 | | | ns |
| t _(CLKH) | SCLK minimum high time | 50 | | | ns |
| t _(CLKL) | SCLK minimum low time | 50 | | | ns |
| t _{su(SDI)} | SDI input setup time | 20 | | | ns |
| t _{h(SDI)} | SDI input hold time | 30 | | | ns |
| t _{d(SDO)} | SDO output delay time, SCLK high to SDO valid, $C_L = 20 \text{ pF}$ | | | 30 | ns |
| t _{su(nSCS)} | nSCS input setup time | 50 | | | ns |
| t _{h(nSCS)} | nSCS input hold time | 50 | | | ns |



| | | MIN | NOM | MAX | UNIT | Ĩ |
|------------------------|--|-----|-----|-----|------|---|
| t _(HI_nSCS) | nSCS minimum high time before active low | 500 | | | ns | |
| t _{dis(nSCS)} | nSCS disable time, nSCS high to SDO high impedance | | 10 | | ns | |



6-1. SPI Slave-Mode Timing Definition

6.7 Typical Characteristics









7 Detailed Description

7.1 Overview

The device is an integrated, 4.5-V to 38-V motor driver for automotive brushed-motor applications. The device is capable of high output-current drive using low-R_{DS(ON)} integrated MOSFETs.

A standard 4-wire serial peripheral interface (SPI) decreases the device pin count by allowing the various device settings and fault reporting to be managed through an external controller. Alternatively a hardware interface option device is available for easy configuration with less detailed control of all device functions.

The device integrates a current mirror which provides an output current proportional to the current through the high-side FETs. This feature allows the system to monitor the motor current without the need for a large high-power resistor for current sensing. The device has a built-in current regulation feature with a fixed off-time current-chopping scheme. The current-chopping level is selected through SPI in the SPI version of the device and in the hardware version of the device is it a fixed value.

In addition to the high level of driver integration, the device provides a broad range of integrated protection features. These features include power-supply undervoltage lockout (UVLO), charge-pump undervoltage lockout, overcurrent faults, open-load detection, output short to battery and short to ground protection, and thermal shutdown. Device faults are indicated by the nFAULT pin with detailed information available in the device registers.

The device integrates a spread spectrum clocking feature for both the internal digital oscillator and internal charge pump. This feature combined with output slew rate control minimizes the radiated emissions from the device.

The device is available in a 24-pin HTSSOP package with a thermal pad.



7.2 Functional Block Diagram



図 7-1. Hardware Device Block Diagram





🛛 7-2. SPI Device Block Diagram



7.3 Feature Description

| 表 | 7-1 | lists the | recommended | external | components | for the | device |
|----|-------|-----------|-------------|----------|------------|---------|---------|
| 11 | 1 - 1 | | recommended | external | componenta | | uevice. |

| ₹ /-1. External Components | | | | | | |
|----------------------------|--------------------|-------------|--|--|--|--|
| COMPONENT | PIN 1 | PIN 2 | RECOMMENDED | | | |
| C _{VM1} | VM | GND | 0.1-µF ceramic capacitor rated for VM | | | |
| C _{VM2} | VM | GND | Bulk capacitor rated for VM | | | |
| C _{VCP} | VCP | VM | 16-V, 1-µF ceramic capacitor | | | |
| C _{FLY} | СРН | CPL | 47-nF capacitor rated for VM | | | |
| C _{DVDD} | DVDD | GND | 6.3-V, 1-µF ceramic capacitor | | | |
| R _{nFAULT} | VCC ⁽¹⁾ | nFAULT | ≥ 10-kΩ pullup resistor | | | |
| R _{MODE} | MODE | GND or DVDD | Device hardware interface | | | |
| R _{SENSE-1} | IPROPI1 | GND | Resistors to convert mirrored current into a voltage | | | |
| R _{SENSE-2} | IPROPI2 | GND | Resistors to convert mirrored current into a voltage | | | |

主 7 1 External Componente

SLINGE2

(1) VCC is not a pin on the device, but a VCC supply-voltage pullup is required for the open-drain output nFAULT.

7.3.1 Bridge Control

The device output has four N-channel MOSFETs configured in a H-bridge. The driver can be controlled using a PH/EN, PWM, or independent half-bridge input mode. 表 7-2 lists the control mode configurations.

| HARDWARE DEVICE MODE PIN | SPI DEVICE MODE REGISTER | CONTROL MODE | | | | |
|-----------------------------|-----------------------------|-----------------------------|--|--|--|--|
| L | 00b | PH/EN | | | | |
| Н | 01b (default) | PWM | | | | |
| 200 kΩ ± 5% to GND | 10b | Independent half bridge | | | | |
| Not applicable | 11b | Input disabled, bridge Hi-Z | | | | |

表 7-2. Control Mode Configuration

In the hardware version of the device, the MODE pin determines the control interface and latches on power-up or when exiting sleep mode. During the device power-up sequence, the DVDD pin is enabled first, and then the MODE pin latches. Tying the MODE pin directly to ground sets the mode to phase and enable. Tying the MODE pin to the DVDD pin, or an external 5 V rail, sets the mode to PWM. Connecting the MODE pin to ground with a 200 k $\Omega \pm 5\%$ resistor sets the mode to independent half-bridge where the two half-bridges can be independently controlled by their respective input (INx) pins. $\gtrsim 7-3$ lists the different MODE pin settings.



| 表 7-3. DRV8873H-Q1 MODE Pin Settings | | | | | |
|--------------------------------------|-------------------------|---------|--|--|--|
| CONNECTION | MODE | CIRCUIT | | | |
| Connect to GND | Phase and Enable | MODE | | | |
| 200 kΩ ± 5% to GND | Independent half-bridge | | | | |
| Connect to DVDD | PWM | | | | |

In the SPI version of the device, the mode setting can be changed by writing to the MODE register in the IC1 control register because this device version has no dedicated MODE pin. The device mode gets latched when the DISABLE signal transitions from high to low.

7.3.1.1 Control Modes

The device output consists of four N-channel MOSFETs that are designed to drive high current. The MOSFETs are controlled by two logic inputs, EN/IN1 and PH/IN2, in three different input modes to support various commutation and control methods, as shown in the logic tables (表 7-4, 表 7-5, and 表 7-6). In the Independent PWM mode, the fault handling is performed independently for each half bridge. For example, if an overcurrent condition (OCP) is detected in half-bridge 1, only the half-bridge 1 output (OUT1) is disabled and half-bridge 2 continues to operate based on the IN2 input.

| nSLEEP | DISABLE | EN/IN1 | PH/IN2 | OUT1 | OUT2 | |
|--------|---------|--------|--------|------|------|--|
| 0 | Х | Х | Х | Hi-Z | Hi-Z | |
| 1 | 1 | Х | X | Hi-Z | Hi-Z | |
| 1 | 0 | 0 | Х | Н | Н | |
| 1 | 0 | 1 | 0 | L | Н | |
| 1 | 0 | 1 | 1 | Н | L | |

素 7-4 PH/FN Mode Truth Table



| nSLEEP | DISABLE | EN/IN1 | PH/IN2 | OUT1 | OUT2 |
|--------|---------|--------|--------|------|------|
| 0 | Х | Х | Х | Hi-Z | Hi-Z |
| 1 | 1 | Х | Х | Hi-Z | Hi-Z |
| 1 | 0 | 0 | 0 | Hi-Z | Hi-Z |
| 1 | 0 | 0 | 1 | L | Н |
| 1 | 0 | 1 | 0 | Н | L |
| 1 | 0 | 1 | 1 | Н | Н |

表 7-5. PWM Mode Truth Table

表 7-6. Independent Mode Truth Table

| nSLEEP | DISABLE | EN/IN1 | PH/IN2 | OUT1 | OUT2 |
|--------|---------|--------|--------|------|------|
| 0 | Х | Х | Х | Hi-Z | Hi-Z |
| 1 | 1 | Х | Х | Hi-Z | Hi-Z |
| 1 | 0 | 0 | 0 | L | L |
| 1 | 0 | 0 | 1 | L | Н |
| 1 | 0 | 1 | 0 | Н | L |
| 1 | 0 | 1 | 1 | Н | Н |

The inputs can be set to static voltages for 100% duty cycle drive, or they can be pulse-width modulated (PWM) for variable motor speed. When using PWM mode (MODE = 1), switching between driving and braking typically is best. For example, to drive a motor forward with 50% of its maximum revolutions per minute (RPM), the IN1 pin is high and the IN2 pin is low during the driving period. During the other period in this example, the IN1 pin is high and the IN2 pin is high.



☑ 7-3. Half-Bridge Current Paths

In the Independent PWM mode, to independently put the outputs of the half bridge in the high-impedance (Hi-Z) state, the OUT1_DIS or OUT2_DIS bit in the IC3 register must be set to 1b. Writing a logic 1 to the OUT1_DIS bit disables the OUT1 output. Writing a logic 1 to the OUT2_DIS bit disables the OUT2 output. The default value in these registers is 0b. The option to independently set the outputs of the half bridge in the Hi-Z state is not available for the hardware version of the device.

7.3.1.2 Half-Bridge Operation

The device can be used to drive two solenoids or unidirectional brushed DC-motor loads instead of a brushed-DC motor in full H-bridge configuration. Independent half-bridge control is preferred for operation in this mode;



however, using the PH/EN or PWM modes is not restricted if the correct driving and braking states can be achieved.



Copyright © 2017, Texas Instruments Incorporated

図 7-4. Independent Half bridge Mode Driving Two Low-Side Loads

7.3.1.3

TI does not recommend tying the OUT1 and OUT2 pins together and drive a load. The half bridges may be out of synchronization in this configuration and any mismatch in the input commands can momentarily result in shoot through condition. This mismatch can be mitigated by adding an inductor in-line with the outputs.

If loads are connected between the OUTx and VM pins, the device can draw more current than specified in the $\frac{2}{2} \frac{2}{3} \frac{2}{6.5}$ table. To avoid this condition, TI recommends connecting loads in the configuration shown in \mathbb{X} 7-4.

Depending on how the loads are connected on the outputs pin, some of the features offered by the device could have reduced functionality. For example, having a load between the OUTx and GND pins, as shown in \boxtimes 7-4, results in false trips of the open-load diagnosis in active-mode (OLA). Having a load tied between the OUTx and VM pins restricts the use of internal current regulation because no means of measuring current flowing through the load with the current mirror block is available. \gtrsim 7-7 lists these use cases.

| | | l control mode coning | | |
|------------------|--------|-----------------------|---|--|
| LOAD CONNECTIONS | | FUNCTIONALITY | | |
| NODE 1 | NODE 2 | OLA | CURRENT REGULATION (I _{TRIP}) | |
| OUTx | GND | Not Available | Operational | |
| OUTx | VM | Operational | Not Available | |

7.3.1.4 Internal Current Sense and Current Regulation

The IPROPI pin outputs an analog current that is proportional to the current flowing in the H-bridge. The output current is typically 1/1100 of the current in both high-side FETs. The IPROPI pin is derived from the current through either of the high-side FETs. Because of this, the IPROPI pin does not represent the half bridge current when operating in a fast decay mode or low-side slow decay mode. The IPROPI pin represents the H-bridge current under forward drive, reverse drive, and high-side slow decay. The IPROPI output is delayed by approximately 2 μ s for the fastest slew-rate setting (43.2 V/ μ s) after the high-side FET is switched on.



図 7-5. Current-Sense Block Diagram

The selection of the external resistor should be such that the voltage on the IPROPI pin is less than 5 V. Therefore the resistor must be sized less than this value based on \neq 1. The range of current that can be monitored is from 100 mA to 10 A assuming the selected external resistor meets the calculated value from \neq 1. If the current exceeds 10 A, the device could reach overcurrent protection (OCP) or overtemperature shutdown (TSD). If OCP occurs, the device disables the internal MOSFETs and protects itself (for the hardware version of the device) or based on the OCP_MODE setting (for the SPI version of the device). For guidelines on selecting a sense resistor, see the $\frac{1}{27} \frac{1}{32} \frac{8.2.1.3}{8.2.1.3}$ section.

$$R_{(SENSE)} = k \times 5 V / I_O$$

where

- k is the current mirror scaling factor, which is typically 1100.
- I_O is the maximum drive current to be monitored.

(1)

Texas Instruments recommends the load current not exceed 8 A during normal operation. If slew rate setting of 2.6 V/ μ s (SR = 111b) is used when the load current is about 8 A, choose TOFF to be either 40 μ s or 60 μ s.

The SPI version of the device limits the output current based on the trip level set in the SPI registers. In the hardware version of the device, the current trip limit is set to 6.5 A. The current regulation feature is enabled by default on both the outputs (OUT1 and OUT2). To disable current regulation in the hardware version of the device, the nITRIP pin must be connected to DVDD. To disable current regulation in the SPI version of the device, the DIS_ITRIP bits in the IC4 Control register must be written to. The bit settings are:

- 01b to disable current regulation only on the OUT1 pin
- 10b to disable current regulation only on the OUT2 pin
- 11b to disable current regulation on both the OUT1 and OUT2 pins

| 表 7-8. Control Regulation Threshold | | | | | | | |
|-------------------------------------|-------------------------|-----------------|-----|-----|-----|------|--|
| | PARAMETER | ITRIP_LVL BIT | MIN | TYP | MAX | UNIT | |
| I _{TRIP} | Current limit threshold | ITRIP_LVL = 00b | 3.4 | 4 | 4.6 | А | |
| | | ITRIP_LVL = 01b | 4.6 | 5.4 | 6.2 | А | |
| | | ITRIP_LVL = 10b | 5.5 | 6.5 | 7.5 | А | |
| | | ITRIP_LVL = 11b | 6 | 7 | 8 | А | |

When the I_{TRIP} current has been reached, the device enforces slow current decay by enabling both the high-side FETs for a time of t_{OFF} . In the hardware version of the device, the t_{OFF} time is 40 µs. The t_{OFF} time is selectable through SPI in the SPI version of the device, as shown in $\frac{1}{2}$ 7-9. The default setting is 01b (t_{OFF} = 40 µs).

表 7-9. PWM Off Time Settings

| | | | U | |
|------------------|--------------|------------|---------------------------|------|
| PARAMETER | | TOFF BIT | t _{OFF} DURATION | UNIT |
| t _{OFF} | PWM off time | TOFF = 00b | 20 | μs |
| | | TOFF = 01b | 40 | μs |
| | | TOFF = 10b | 60 | μs |
| | | TOFF = 11b | 80 | μs |

Drive Brake or Slow Decay toprive top

☑ 7-6. Current Regulation Time Periods

When the t_{OFF} time has elapsed and the current level falls below the current regulation (I_{TRIP}) level, the output is re-enabled according to the inputs. If, after the t_{OFF} time has elapsed the current is still higher than the I_{TRIP} level, the device enforces another t_{OFF} time period of the same duration.

The drive time (t_{DRIVE}) occurs until another ITRIP event is reached and depends heavily on the VM voltage, the back-EMF of the motor, and the inductance of the motor. During the t_{DRIVE} time, the current-sense regulator does not enforce the ITRIP limit until the t_{BLANK} time has elapsed. While in current regulation, the inputs can be

Copyright © 2023 Texas Instruments Incorporated



toggled to drive the load in the opposite direction to decay the current faster. For example, if the load was in forward drive prior to entering current regulation it can only go into reverse drive when the driver enforces current regulation.

The IPROPI1 pin represents the current flowing through the HS1 MOSFET of half-bridge 1. The IPROPI2 pin represents the current flowing through the HS2 MOSFET of half-bridge 2. To measure current with one sense resistor, the IPROPI1 and IPROPI2 pins must be connected together with the R_{SENSE} resistor as shown in \boxtimes 7-7. In this configuration, the current-sense output is proportional to the sum of the currents flowing through the both high-side FETs.



図 7-7. Current Sense Output

7.3.1.5 Slew-Rate Control

The rise and fall times (t_r and t_f) of the outputs can be adjusted on the hardware version of the device by changing the value of an external resistor connected from the SR pin to ground. On the SPI version of the device, the slew rate can be adjusted through the SPI. The output slew rate is adjusted internally to the device by controlling the ramp rate of the driven FET gate. The voltage or resistance on the SR pin sets the output rise and fall times in the hardware version of the device.

| CONNECTION | SR | CIRCUIT |
|-------------------|-----------|-----------------------|
| Connect to GND | 53.2 V/µs | SR SR |
| 22 kΩ ± 5% to GND | 34 V/µs | SR R _{SR} |

| 表 7-10. DRV8873H-Q1 | Slew Rate (S | SR) Pin Connections |
|---------------------|--------------|---------------------|
|---------------------|--------------|---------------------|



| 表 7-10. DRV8873H-Q1 Slew Rate (SR) Pin Connections (continued) | | | | | |
|--|-----------|---------|--|--|--|
| CONNECTION | SR | CIRCUIT | | | |
| 68 kΩ ± 5% to GND | 18.3 V/µs | | | | |
| > 2 MΩ to GND (Hi-Z) | 13 V/µs | × SR | | | |
| 51 k Ω ± 5% to DVDD | 7.9 V/µs | | | | |
| Connect to DVDD | 2.6 V/µs | | | | |

 \boxtimes 7-8 shows the internal circuit block for the SR pin.





図 7-8. SR Block Diagram

表 7-11 lists the settings in the SPI register that set the output rise and fall times in the SPI version of the device.

| SR | RISE TIME (V/µs) | FALL TIME (V/µs) | | | | |
|------|------------------|------------------|--|--|--|--|
| 000b | 53.2 | 53.2 | | | | |
| 001b | 34 | 34 | | | | |
| 010b | 18.3 | 18.3 | | | | |
| 011b | 13 | 13 | | | | |
| 100b | 10.8 | 10.8 | | | | |
| 101b | 7.9 | 7.9 | | | | |
| 110b | 5.3 | 5.3 | | | | |
| 111b | 2.6 | 2.6 | | | | |
| | | | | | | |

表 7-11. DRV8873S-Q1 Slew Rate Settings

The typical voltage on the SR pin is 3 V and is driven internally. Changing the resistor value on the SR pin changes the slew-rate setting from approximately 2.6 V/µs to 53.2 V/µs. The recommended values for the external resistor are shown in the 2227.3.3.2 section. If the SR pin is grounded then the slew rate is 53.2 V/µs. Leaving the SR pin as a no-connect pin sets the slew rate to 13 V/µs. Tying it to the DVDD pin sets the slew rate to 2.6 V/µs.

7.3.1.6 Dead Time

The dead time $(t_{(DEAD)})$ is measured as the time when the OUTx pin is in the Hi-Z state between turning off one of the half bridge MOSFETs and turning on the other. For example, the output is in the Hi-Z state between turning off the high-side MOSFET and turning on the low-side MOSFET, or turning on the high-side MOSFET and turning off the low-side MOSFET.





図 7-9. Propagation Delay Time

If the output pin is measured during the t_{DEAD} time the voltage depends on the direction of the current. If the current is leaving the pin, the voltage is a diode drop below ground. If the current is entering the pin, the voltage is a diode drop below ground. If the current is entering the pin, the voltage is a diode drop above VM. The diode drop is associated with the body diode of the high-side or the low-side FET. The dead time is dependent on the slew-rate setting because a portion of the FET gate ramp includes the observable dead time.

7.3.1.7 Propagation Delay

The propagation delay time (t_{PD}) is measured as the time between an input edge to an output change. This time comprises two parts: an input deglitcher and output slewing delay. The input deglitcher prevents noise on the input pins from affecting the output state. The adjustable slew rate also contributes to the propagation delay time. For the fastest slew-rate setting, the t_{PD} time is typically 1.5 µs, and for the slowest slew-rate setting, the t_{PD} time is typically 4.5 µs. For the output to change state during normal operation, one FET must first be turned off.

7.3.1.8 nFAULT Pin

The nFAULT pin has an open-drain output and should be pulled up to a 5-V or 3.3-V supply. When a fault is detected, the nFAULT line is logic low. For a 5-V pullup the nFAULT pin can be tied to the DVDD pin with a resistor (see the $\frac{1}{2}\sqrt{3} \times 8$ section). For a 3.3-V pullup, an external 3.3-V supply must be used.



🛛 7-10. nFAULT Pin

During the device power-up sequence, or when exiting sleep mode, the nFAULT pin is held low until the digital core is alive and functional. This low level signal on the nFAULT line does not represent a fault condition. The signal can be used by the external MCU to determine when the digital core of the device is ready; however, this does not mean that the device is ready to accept input commands via the INx pins.

Copyright © 2023 Texas Instruments Incorporated



7.3.1.9 nSLEEP as SDO Reference

The nSLEEP pin manages the state of the device. The device goes into sleep mode with a logic-low signal, and comes out of sleep mode when the nSLEEP pin goes high. The signal level when the nSLEEP pin goes high determines the logic level on the SDO output in the SPI version of the device. A 3.3-V signal on the nSLEEP pin provides a 3.3-V output on the SDO output. A 5-V signal on the nSLEEP pin provides a 5-V output on the SDO pin. If the sleep feature is not required, the nSLEEP pin can be connected to the MCU power supply. In that case, when the MCU is powered-up, the motor driver device is also be powered-up.



☑ 7-11. nSCS and nSLEEP Circuit

In the SPI version of the device, if the nSLEEP reset pulse is used to clear faults, the SDO voltage reference is not available for the duration of the nSLEEP reset pulse. No data can be transmitted on the SDO line for the duration when the nSLEEP pin is held low. Therefore, TI recommends using the CLR_FLT bit in the IC3 control register to clear the faults.

7.3.2 Motor Driver Protection Circuits

The device is protected against VM undervoltage conditions, charge-pump undervoltage conditions, overcurrent events, and overtemperature events.

7.3.2.1 VM Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the UVLO-threshold voltage, $V_{(UVLO)}$, for the voltage supply, all the outputs (OUTx) are disabled, and the nFAULT pin is driven low. The charge pump is disabled in this condition. The FAULT and UVLO bits are latched high in the SPI registers. Normal operation resumes (motor-driver operation and nFAULT released) when the VM undervoltage condition is removed. The UVLO bit remains set until it is cleared through the CLR_FLT bit or an nSLEEP reset pulse.

注

During the power-up sequence VM must exceed $V_{(UVLO)}$ recovery max limit in order to power-up and function properly. After a successful power-up sequence, the device can operate down to the $V_{(UVLO)}$ report limit before going into the undervoltage lockout condition.

7.3.2.2 VCP Undervoltage Lockout (CPUV)

If at any time the voltage on the VCP pin falls below the $V_{VCP(UV)}$ voltage for the charge pump, all the outputs (OUTx) are disabled, and the nFAULT pin is driven low. The charge pump remains active during this condition. The FAULT and CPUV bits are latched high in the SPI registers. Normal operation resumes (motor-driver operation and nFAULT released) when the VCP undervoltage condition is removed. The CPUV bit remains set until it is cleared through the CLR_FLT bit or an nSLEEP reset pulse. This protection feature can be disabled by setting the DIS_CPUV bit high.



7.3.2.3 Overcurrent Protection (OCP)

If the current in any FET exceeds the $I_{(ocp)}$ limits for longer than the $t_{(OCP)}$ time, all FETs in the half bridge are disabled and the nFAULT pin is driven low. The charge pump remains active during this condition. The overcurrent protection can operate in four different modes: latched shutdown, automatic retry, report only, and disabled. In the independent PWM mode (MODE = 10b or MODE pin to ground with a 200-k $\Omega \pm 5\%$ resistor) the fault handling is performed independently for each half-bridge based on the OCP mode selected. This protection scheme protects the outputs from shorts to battery and shorts to ground.

7.3.2.3.1 Latched Shutdown (OCP_MODE = 00b)

In this mode, after an OCP event, all the outputs (OUTx) are disabled and the nFAULT pin are driven low. The FAULT, OCP, and corresponding MOSFET OCP bits are latched high in the SPI registers. Normal operation resumes (motor-driver operation and nFAULT released) when the OCP condition is removed and a clear faults command has been issued either through the CLR_FLT bit or an nSLEEP reset pulse. This mode is the default mode for an OCP event for both the hardware version and SPI version of the device.

7.3.2.3.2 Automatic Retry (OCP_MODE = 01b)

In this mode, after an OCP event all the outputs (OUTx) are disabled and the nFAULT pin is driven low. The FAULT, OCP, and corresponding MOSFET OCP bits are latched high in the SPI registers. Normal operation resumes automatically (motor-driver operation and nFAULT released) after the t_(RETRY) time has elapsed and the fault condition is removed.

7.3.2.3.3 Report Only (OCP_MODE = 10b)

In this mode, no protective action is performed when an overcurrent event occurs. The overcurrent event is reported by driving the nFAULT pin low and latching the FAULT, OCP, and corresponding MOSFET OCP bits high in the SPI registers. The motor driver continues to operate. The external controller acts appropriately to manage the overcurrent condition. The reporting is cleared (nFAULT released) when the OCP condition is removed and a clear faults command has been issued either through the CLR_FLT bit or an nSLEEP reset pulse.

7.3.2.3.4 Disabled (OCP_MODE = 11b)

In this mode, no protective or reporting action is performed when an overcurrent event occurs. The device continues to drive the load based on the input signals.

7.3.2.4 Open-Load Detection (OLD)

If the motor is disconnected from the device, an open-load condition is detected and the nFAULT pin is latched low until a clear faults command is issued by the MCU either through the CLR_FLT bit or an nSLEEP reset pulse. The fault also clears when the device is power cycled or comes out of sleep mode. The OLD test is designed for applications that have capacitance less than 15 nF when the OLP_DLY bit set to 0b and for less than 60 nF when the OLP_DLY bit is set to 1b on the OUTx pins. This setting is equivalent to measuring the resistance values listed in $\frac{1}{2}$ 7-12.

| NODE 1 | NODE 2 | RESISTANCE | COMMENTS | | |
|--------|--------|------------|--------------------------|--|--|
| OUT1 | OUT2 | 2 kΩ | | | |
| OUTx | VM | 12 kΩ | V _{VM} = 13.5 V | | |
| OUTx | GND | 3 kΩ | | | |

Open load detection works in both standby mode (OLP) and active mode (OLA). OLP detects the presence of the motor prior to commutating the motor. OLA detects the motor disconnection from the driver during commutation.



7.3.2.4.1 Open-Load Detection in Passive Mode (OLP)

The open-load passive diagnostic (OLP) is different for the hardware and SPI version of the device. The OLP test is available in all three modes of operation (PN/EN, PWM, and independent half-bridge). When the open-load test is running, the internal power MOSFETs are disabled.

For the hardware version of the device, the OLP test is performed at power-up or after exiting sleep mode if the nOL pin is left as a no connect pin (or tied to GND). If the nOL pin is tied to the DVDD pin (or an external 5-V rail), the OLP test is not performed by the device.

For the SPI version of the device, the OLP test is performed when commanded. The following sequence shows how to perform the OLP test directly after the device powers up:

- 1. Power up the device (DISABLE pin high).
- 2. Select the mode through SPI.
- 3. Wait for the $t_{(DISABLE)}$ time to expire.
- 4. Write 1b to the EN_ÓL bit in the IC1 register.
- 5. Perform the OLP test.
 - If an open load (OL) is detected, the nFAULT pin is driven low, the FAULT and OLx bits are latched high.
 When the OL condition is removed, a clear faults command must be issued by the MCU either through the CLR_FLT bit or an nSLEEP reset pulse which resets the OLx register bit.
 - If an OL condition is not detected, the EN_OL bits return to the default setting (0b) after the t_{d(OL)} time expires.
- 6. Set the DISABLE pin low so that the device drives the motor or load based on the input signals.

If an open-load diagnostic is performed at any other time, the following sequence must be followed:

- 1. Set the pin DISABLE high (to disable the half bridge outputs).
- 2. Wait for the t_(DISABLE) time to expire.
- 3. Write 1b to the EN_ÓL bit in the IC1 register.
- 4. Perform the OLP test.
 - If an OL condition is detected, the nFAULT pin is driven low, and the FAULT and OLx bits are latched high. When the OL condition is removed, a clear faults command must be issued by the MCU either through the CLR FLT bit or an nSLEEP reset pulse which resets the OLx register bits.
 - If an OL condition is not detected, the EN_OL bits return to the default setting (0b) after the t_{d(OL)} time expires.
- 5. Set the DISABLE pin low so that the device drives the motor or load based on the input signals.



図 7-12. Open-Load Detection Circuit

The EN_OL register maintains the written command until the diagnostic is complete. The signal on the DISABLE pin must remain high for the entire duration of the test. While the OLP test is running, if the DISABLE pin goes low, the OLP test is aborted to resume normal operation and no fault is reported. The OLP test is not performed if the motor is energized.

The OLD test checks for a high-impedance connection on the OUTx pins. The diagnostic runs in two steps. First the pullup current source is enabled. If a load is connected, the current passes through the pullup resistor and the OLx_PU comparator output remains low. If an OL condition exists, the current through the pullup resistor goes to 0 A and the OLx_PU comparator trips high. Second the pulldown current source is enabled. In the same way, the OLx_PD comparator output either remains low to indicate that a load is connected, or trips high to indicate an OL condition.

If both the OLx_PU and OLx_PD comparators report an OL condition, the OLx bit in the SPI register latches high and the nFAULT line goes low to indicate an OL fault. When the OL condition is removed, a clear faults command must be issued by the MCU either through the CLR_FLT bit or an nSLEEP reset pulse which resets the OL1 and OL2 register bits. The charge pump remains active during this fault condition.

7.3.2.4.2 Open-Load Detection in Active Mode (OLA)

Open load in active mode is detected when the OUT1 and OUT2 voltages do not exhibit overshoot greater than the V_{OLA} over VM between the time the low-side FET is switched off and the high-side FET is switched on during an output PWM cycle, as shown in \boxtimes 7-13. An open load is not detected if the energy stored in the inductor is high enough to cause an overshoot greater than the V_{OLA} over VM caused by the flyback current flowing through

Copyright © 2023 Texas Instruments Incorporated



the body diode of the high-side FET. The OLA diagnostic is disabled by default and can be enabled by writing a 1b to the EN_OLA bit in IC4 control register.



☑ 7-13. Open-Load Active Mode Circuit

In PH/EN and PWM mode, the motor current decays by high-side recirculation. In independent PWM mode, the motor can enter the brake state either by high-side or low-side recirculation. If the motor enters the brake state using low-side recirculation, the diode V_F voltage of high-side FET is less than the V_{OLA} voltage which flags an open load fault even though the load is connected across the OUT1 and OUT2 pins. In this case, the OLA mode should not be used. If high-side current recirculation is done with independent PWM mode, the OLA mode functions properly.

注

The OLA mode is functional only when high-side recirculation of the motor current occurs. Depending on the operation conditions and external circuitry, such as the output capacitors, an open load condition could be indicated even though the load is present. This case might occur, for example, during a direction change or for small load currents with respectively small PWM duty cycles. Therefore, TI recommends evaluating the open load diagnosis only in known, suitable operating conditions and to ignore it otherwise.

To avoid inadvertently triggering the open load diagnosis, a failure counter is implemented. Three consecutive occurrences of the internal open-load signal must occur, essentially three consecutive PWM pulses without freewheeling detected, before an open load condition is reported by the nFAULT pin and in the SPI register.

In the hardware version of the device, OLA mode is active when the nOL pin is left as a no-connect pin or tied to ground. If low-side current recirculation is done with independent PWM control, an open load condition is detected even though the load is connected. To avoid this false trip, the OLD must be disabled by taking the nOL pin high; however, both OLA and OLP diagnostics will be disabled.

7.3.2.5 Thermal Shutdown (TSD)

If the die temperature exceeds the thermal shutdown limit, the half bridge are disabled, and the nFAULT pin is driven low. The charge pump remains active during this condition. In addition, the FAULT bit and TSD bit are latched high. This protection feature cannot be disabled. The overtemperature protection can operate in two different modes: latched shutdown and automatic recovery.



7.3.2.5.1 Latched Shutdown (TSD_MODE = 0b)

In this mode, after a TSD event all the outputs (OUTx) are disabled and the nFAULT pin is driven low. The FAULT and TSD bits are latched high in the SPI register. Normal operation resumes (motor-driver operation and the nFAULT line released) when the TSD condition is removed and a clear faults command has been issued either through the CLR_FLT bit or an nSLEEP reset pulse. This mode is the default mode for a TSD event in the SPI version of the device.

7.3.2.5.2 Automatic Recovery (TSD_MODE = 1b)

In this mode, after a TSD event all the outputs (OUTx) are disabled and the nFAULT pin is driven low. The FAULT and TSD bits are latched high in the SPI register. Normal operation resumes (motor-driver operation and the nFAULT line released) when the junction temperature falls below the overtemperature threshold limit minus the hysteresis ($T_{TSD} - T_{HYS}$). The TSD bit remains latched high indicating that a thermal event occurred until a clear faults command is issued either through the CLR_FLT bit or an nSLEEP reset pulse. This mode is the default mode for a TSD event in the hardware version of the device.

7.3.2.6 Thermal Warning (OTW)

If the die temperature exceeds the trip point of the thermal warning (T_{OTW}) the OTW bit is set in the registers of SPI devices. The device performs no additional action and continues to function. When the die temperature falls below the hysteresis point of the thermal warning, the OTW bit clears automatically. The OTW bit can also be configured to report on the nFAULT pin, and set the FAULT bit in the SPI version of the device, by setting the OTW_REP bit to 1b through the SPI registers. The charge pump remains active during this condition.

| FAULT | CONDITION | CONFIGURATI ON | REPORT | HALF BRIDGE | LOGIC | RECOVERY |
|---------------------------|---|-------------------|--------|-------------|--------|---|
| VM undervoltage (UVLO) | V _{VM} < V _(UVLO) (maximum 4.45 V) | _ | nFAULT | Hi-Z | Reset | Automatic: V _{VM} > V _(UVLO) (maximum 4.55 V) |
| Charge pump | V _{VCP} < V _{VCP(UV)} | DIS_CPUV = 0b | nFAULT | Hi-Z | Active | Automatic: $V_{VCP} > V_{VCP(UV)}$ (typical $V_{VM} + 2.25$ V) |
| | (typical V _{VM} + 2.23 V) | DIS_CPUV = 1b | none | Active | Active | No action |
| | | OCP_MODE = 00b | nFAULT | Hi-Z | Active | Latched: CLR_FLT/ nSLEEP |
| Overcurrent (OCP) | I _O > I _(OCP) (minimum 10 A) | OCP_MODE = 01b | nFAULT | Hi-Z | Active | Retry: t _(RETRY) |
| | | OCP_MODE = 10b | nFAULT | Active | Active | No action |
| | | OCP_MODE = 11b | none | Active | Active | No action |
| | No load detected | EN_OLP = 1b | nFAULT | Active | Active | Latched: CLR_FLT/ nSLEEP |
| Openioad (OLD) | | EN_OLA = 1b | nFAULT | Active | Active | Latched: CLR_FLT/ nSLEEP |
| Current regulation | n I ₀ > ITRIP_LVL | ITRIP_REP = 0b | none | Active | Active | No action |
| (ITRIPx) | | ITRIP_REP = 1b | nFAULT | Active | Active | No action |
| Thermal shutdown (TSD) | T _J > T _{TSD} (minimum 165°C) | TSD_MODE = 0b | nFAULT | Hi-Z | Active | Latched: CLR_FLT/ nSLEEP |
| | | TSD_MODE = 1b | nFAULT | Hi-Z | Active | Automatic: T _J > T _{TSD} – T _{HYS} (T _{HYS} typical 20°C) |

表 7-13. Fault Response



| FAULT | CONDITION | CONFIGURATI ON | REPORT | HALF BRIDGE | LOGIC | RECOVERY |
|--------------------------|-----------------|-------------------|--------|-------------|--------|--|
| Thermal Warning (OTW) | T. S.Tamu | OTW_REP = 0b | none | Active | Active | No action |
| | (minimum 140°C) | OTW_REP = 1b | nFAULT | Active | Active | Automatic: T _J < T _{OTW} – T _{HYS} |

表 7-13. Fault Response (continued)

7.3.3 Hardware Interface

The hardware-interface device option lets the device be configured without a SPI, however not all of the functionality is configurable. The following configuration settings are fixed for the hardware interface device option:

- CPUV is enabled
- OCP_MODE is latched shutdown
- TSD_MODE is automatic recovery
- OLP_DLY is 300 µs
- ITRIP level is 6.5-A if current regulation is enabled by the nITRIP pin
- OLA is activated when the open load diagnostic is enabled by the nOL pin
- No option to independently set the outputs (OUTx) to the Hi-Z state

7.3.3.1 MODE (Tri-Level Input)

The MODE pin of the hardware version of the device determines the control interface and latches on power-up or when exiting sleep mode. \pm 7-14 lists the different control interfaces that can be set with the MODE pin.

| A 1-14. DIVOUTSIT-QT MODE Settings | | | | |
|------------------------------------|-------------------------|--|--|--|
| MODE | CONTROL MODE | | | |
| L | PH/EN | | | |
| Н | PWM | | | |
| Hi-Z (200 kΩ ± 5% to GND) | Independent half bridge | | | |

表 7-14. DRV8873H-Q1 MODE Settings

When the MODE pin is latched on power-up or when exiting sleep mode; any additional changes to the signal at the MODE pin are ignored by the device. To change the mode settings, a power cycle or sleep reset must be performed on the device. To use the device in PWM mode, tie the MODE pin to either the DVDD pin or an external 5-V rail. To use the device in independent half-bridge mode, the MODE pin must be connected to with a $200-k\Omega \pm 5\%$ resistor (or left as a no connect). Tying the MODE pin to the GND pin puts the device in phase and enable (PH/EN) mode.

7.3.3.2 Slew Rate

The rise and fall times of the outputs can be selected based on the configuration listed in $\frac{1}{2}$ 7-15 for the hardware version of the device.

| SR PIN CONNECTION | RISE TIME (V/µs) | FALL TIME (V/µs) | | | | | | | | |
|----------------------------|------------------|------------------|--|--|--|--|--|--|--|--|
| Connect to GND | 53.2 | 53.2 | | | | | | | | |
| 22 k Ω ± 5% to GND | 34 | 34 | | | | | | | | |
| 68 kΩ ± 5% to GND | 18.3 | 18.3 | | | | | | | | |
| > 2MΩ to GND (Hi-Z) | 13 | 13 | | | | | | | | |
| 51 k Ω ± 5% to DVDD | 7.9 | 7.9 | | | | | | | | |
| Connect to DVDD | 2.6 | 2.6 | | | | | | | | |

表 7-15. Slew Rate Settings in H/W Device



7.4 Device Functional Modes

7.4.1 Motor Driver Functional Modes

7.4.1.1 Sleep Mode (nSLEEP = 0)

The nSLEEP pin sets the state of the device. When the nSLEEP pin is low, the device goes to a low-power sleep mode. In sleep mode, all the internal MOSFETs are disabled, DVDD output is disabled; the charge pump is disabled, and the SPI is disabled. The $t_{(SLEEP)}$ time must elapse after a falling edge on the nSLEEP pin before the device enters sleep mode. The device goes from sleep mode automatically if the nSLEEP pin is brought high. The $t_{(WAKE)}$ time must elapse before the device is ready for inputs.

7.4.1.2 Disable Mode (nSLEEP = 1, DISABLE = 1)

The DISABLE pin is used to enable or disable the half bridge in the device. When the DISABLE pin is high, the output drivers are disabled in the Hi-Z state. In this mode, the open-load diagnostic can be performed for the SPI version of the device because the SPI remains active.

7.4.1.3 Operating Mode (nSLEEP = 1, DISABLE = 0)

When the nSLEEP pin is high, the DISABLE pin is low, and VM > $V_{(UVLO)}$, the device enters the active mode. The $t_{(WAKE)}$ time must elapse before the device is ready for inputs. In this mode, the charge pump and low-side gate regulator are enabled.

7.4.1.4 nSLEEP Reset Pulse

In addition to the CLR_FLT bit in the SPI register, a latched fault can be cleared through a quick nSLEEP pulse. This pulse must be greater than the nSLEEP deglitch time of 5 μ s and shorter than 20 μ s. If nSLEEP is low for longer than 20 μ s, the faults are cleared and the device may or may not shutdown, as shown in the timing diagram (see \boxtimes 7-14). This reset pulse resets any SPI faults and does not affect the status of the charge pump or other functional blocks.



図 7-14. nSLEEP Reset Pulse

7.5 Programming

7.5.1 Serial Peripheral Interface (SPI) Communication

The SPI version of the device has full duplex, 4-wire synchronous communication. This section describes the SPI protocol, the command structure, and the control and status registers. The device can be connected with the MCU in the following configurations:

- One slave device
- Multiple slave devices in parallel connection
- Multiple slave devices in series (daisy chain) connection

7.5.1.1 SPI Format

The SDI input data word is 16 bits long and consists of the following format:

- 1 read or write bit, W (bit 14)
- 5 address bits, A (bits 13 through 9)
- 8 data bits, D (bits 7 through 0)

Copyright © 2023 Texas Instruments Incorporated



The SDO output-data word is 16 bits long and the first 8 bits make up the Status Register (S1). The Report word (R1) is the content of the register being accessed.

For a write command (W0 = 0), the response word on the SDO pin is the data currently in the register being written to.

For a read command (W0 = 1), the response word is the data currently in the register being read

| | ax 7-10. Sol input Data Word Format | | | | | | | | | | | | | | |
|-------------|-------------------------------------|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| R/W ADDRESS | | | | | | | | | DA | TA | | | | | |
| B15 | B14 | B13 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| 0 | W0 | A4 | A3 | A2 | A1 | A0 | Х | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

表 7-16. SDI Input Data Word Format

| 表 7-17. SDO | Output Data | Word Format |
|-------------|-------------|-------------|
|-------------|-------------|-------------|

| STATUS | | | | | | | | | REP | ORT | | | | | |
|--------|-----|-----|------|------|-----|-----|-----|----|-----|-----|----|----|----|----|----|
| B15 | B14 | B13 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| 1 | 1 | OTW | UVLO | CPUV | OCP | TSD | OLD | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

7.5.1.2 SPI for a Single Slave Device

The SPI is used to set device configurations, operating parameters, and read out diagnostic information. The device SPI operates in slave mode. The SPI input-data (SDI) word consists of a 16-bit word, with 8 bits command and 8 bits of data. The SPI output data (SDO) word consists of 8 bits of status register with fault status indication and 8 bits of register data. \boxtimes 7-15 shows the data sequence between the MCU and the SPI slave driver.



☑ 7-15. SPI Transaction Between MCU and SPI version of the device

A valid frame must meet the following conditions:

- The SCLK pin must be low when the nSCS pin goes low and when the nSCS pin goes high.
- The nSCS pin should be taken high for at least 500 ns between frames.
- When the nSCS pin is asserted high, any signals at the SCLK and SDI pins are ignored, and the SDO pin is in the high-impedance state (Hi-Z).
- Full 16 SCLK cycles must occur.
- Data is captured on the falling edge of the clock and data is driven on the rising edge of the clock.
- The most-significant bit (MSB) is shifted in and out first.
- If the data word sent to SDI pin is less than 16 bits or more than 16 bits, a frame error occurs and the data word is ignored.
- For a write command, the existing data in the register being written to is shifted out on the SDO pin following the 8-bit command data.

7.5.1.3 SPI for Multiple Slave Devices in Parallel Configuration

Multiple devices can be connected in parallel as shown in \boxtimes 7-16. In this configuration, all the slave devices can share the same SDI, SDO, and CLK lines from the micro-controller, but has dedicated chip-select pin (CSx) for each device from the micro-controller.



The micro-controller activates the SPI of a given device via that device's chip-select input, the other devices remain inactive for SPI transactions. This configuration helps reduce micro-controller resources for SPI transactions if multiple slave devices are connected to the same micro-controller.



Copyright © 2017, Texas Instruments Incorporated

図 7-16. Three DRV8873S-Q1 Devices Connected in Parallel Configuration

7.5.1.4 SPI for Multiple Slave Devices in Daisy Chain Configuration

The device can be connected in a daisy chain configuration to keep GPIO ports available when multiple devices are communicating to the same MCU. \boxtimes 7-17 shows the topology when three devices are connected in series.



図 7-17. Three DRV8873S-Q1 Devices Connected in Daisy Chain

The first device in the chain receives data from the MCU in the following format for 3-device configuration: 2 bytes of header (HDRx) followed by 3 bytes of address (Ax) followed by 3 bytes of data (Dx).



☑ 7-18. SPI Frame With Three DRV8873S-Q1 Devices

After the data has been transmitted through the chain, the MCU receives the data string in the following format for 3-device configuration: 3 bytes of status (Sx) followed by 2 bytes of header followed by 3 bytes of report (Rx).



図 7-19. SPI Data Sequence for Three DRV8873S-Q1 Devices

The header bytes contain information of the number of devices connected in the chain, and a global clear fault command that will clear the fault registers of all the devices on the rising edge of the chip select (nSCS) signal. Header values N5 through N0 are 6 bits dedicated to show the number of devices in the chain. Up to 63 devices can be connected in series for each daisy chain connection.

The 5 LSBs of the HDR2 register are don't care bits that can be used by the MCU to determine integrity of the daisy chain connection. Header bytes must start with 1 and 0 for the two MSBs.





The status byte provides information about the fault status register for each device in the daisy chain so that the MCU does not have to initiate a read command to read the fault status from any particular device. This keeps additional read commands for the MCU and makes the system more efficient to determine fault conditions flagged in a device. Status bytes must start with 1 and 1 for the two MSBs.

FXAS

NSTRUMENTS

www.ti.com/ja-jp



| | | | | | | | · | |
|----------------------|----------|-----|-----|------|------|-----|-----|-----|
| | 1 | 0 | N5 | N4 | N3 | N2 | N1 | N0 |
| Header Bytes | | | | | | | | |
| | 1 | 0 | CLR | Х | Х | Х | Х | Х |
| I | <u> </u> | | | | | | | |
| Status Byte (Sx) | 1 | 1 | OTW | UVLO | CPUV | OCP | TSD | OLD |
| | | | | | | | | |
| Address Byte (Ax) | 0 | R/W | A4 | A3 | A2 | A1 | A0 | х |
| | | | | | | | | |
| Data Byte (Dx) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | | | | | | | | |

図 7-21. Contents of Header, Status, Address, and Data Bytes

When data passes through a device, it determines the position of itself in the chain by counting the number of status bytes it receives followed by the first header byte. For example, in this 3-device configuration, device 2 in the chain receives two status bytes before receiving the HDR1 byte which is then followed by the HDR2 byte.

From the two status bytes, the data can determine that its position is second in the chain. From the HDR2 byte, the data can determine how many devices are connected in the chain. In this way, the data only loads the relevant address and data byte in its buffer and bypasses the other bits. This protocol allows for faster communication without adding latency to the system for up to 63 devices in the chain.

The address and data bytes remain the same with respect to a 1-device connection. The report bytes (R1 through R3), as shown in \boxtimes 7-19, are the content of the register being accessed.





7.6 Register Maps

 \pm 7-18 lists the memory-mapped registers for the device. All register addresses not listed in \pm 7-18 should be considered as reserved locations and the register contents should not be modified.

| Register Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Access Type | Address |
|------------------|-----------|----------|---------|----------|----------|----------|--------|--------|----------------|---------|
| FAULT Status | RSVD | FAULT | OTW | UVLO | CPUV | OCP | TSD | OLD | R | 0x00 |
| DIAG Status | OL1 | OL2 | ITRIP1 | ITRIP2 | OCP_H1 | OCP_L1 | OCP_H2 | OCP_L2 | R | 0x01 |
| IC1 Control | TC |)FF | SPI_IN | | SR | | | DE | RW | 0x02 |
| IC2 Control | ITRIP_REP | TSD_MODE | OTW_REP | DIS_CPUV | OCP_T | RETRY | OCP_ | MODE | RW | 0x03 |
| IC3 Control | CLR_FLT | | LOCK | | OUT1_DIS | OUT2_DIS | EN_IN1 | PH_IN2 | RW | 0x04 |
| IC4 Control | RSVD | EN_OLP | OLP_DLY | EN_OLA | ITRIF | _LVL | DIS_ | ITRIP | RW | 0x05 |

表 7-18. Memory Map

Complex bit access types are encoded to fit into small table cells. \pm 7-19 shows the codes that are used for access types in this section.

| Access Type | Code | Description | | | | | |
|------------------|-------|--|--|--|--|--|--|
| Read Type | | | | | | | |
| R | R | Read | | | | | |
| Write Type | | | | | | | |
| W | W | Write | | | | | |
| Reset or Default | Value | | | | | | |
| -n | | Value after reset or the default value | | | | | |

表 7-19. Access Type Codes

7.6.1 Status Registers

The status registers are used to reporting warning and fault conditions. Status registers are read-only registers

7-20 lists the memory-mapped registers for the status registers. All register offset addresses not listed in **7-20** should be considered as reserved locations and the register contents should not be modified.

| 表 7-20. Status | Registers | Summary | Table |
|----------------|-----------|---------|-------|
|----------------|-----------|---------|-------|

| Address | Register Name | Section |
|---------|---------------|---------|
| 0x00 | FAULT status | Go |
| 0x01 | DIAG status | Go |

7.6.2 FAULT Status Register Name (address = 0x00)

FAULT status is shown in 図 7-23 and described in 表 7-21.

Read-only

| 図 7-23. | FAULT | Status | Register |
|---------|-------|--------|----------|
|---------|-------|--------|----------|

| | | | | U U | | | |
|------|-------|------|------|------|------|------|------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | FAULT | OTW | UVLO | CPUV | OCP | TSD | OLD |
| R | -0b | R-0b | R-0b | R-0b | R-0b | R-0b | R-0b |

表 7-21. FAULT Status Register Field Descriptions

| Bit | Field | Туре | Default | Description |
|-----|-------|------|---------|--|
| 7 | RSVD | R | 0b | Reserved |
| 6 | FAULT | R | 0b | Global FAULT status register. Compliments the nFAULT pin |
| 5 | OTW | R | 0b | Indicates overtemperature warning |
| 4 | UVLO | R | 0b | Indicates UVLO fault condition |
| 3 | CPUV | R | 0b | Indicates charge-pump undervoltage fault condition |
| 2 | OCP | R | 0b | Indicates an overcurrent condition |
| 1 | TSD | R | 0b | Indicates an overtemperature shutdown |
| 0 | OLD | R | 0b | Indicates an open-load detection |

7.6.3 DIAG Status Register Name (address = 0x01)

DIAG status is shown in \boxtimes 7-24 and described in \cancel{k} 7-22.

Read-only

図 7-24. DIAG Status Register

| | | - | - | | | | |
|------|------|--------|--------|--------|--------|--------|--------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OL1 | OL2 | ITRIP1 | ITRIP2 | OCP_H1 | OCP_L1 | OCP_H2 | OCP_L2 |
| R-0b | R-0b | R-0b | R-0b | R-0b | R-0b | R-0b | R-0b |

| Bit | Field | Туре | Default | Description |
|-----|-------|------|---------|--|
| 7 | OL1 | R | 0b | Indicates open-load detection on half bridge 1 |
| 6 | OL2 | R | 0b | Indicates open-load detection on half bridge 2 |



表 7-22. DIAG Status Register Field Descriptions (continued)

| Bit | Field | Туре | Default | Description |
|-----|--------|------|---------|---|
| 5 | ITRIP1 | R | 0b | Indicates the current regulation status of half bridge 1. 0b = Indicates output 1 is not in current regulation 1b = Indicates output 1 is in current regulation |
| 4 | ITRIP2 | R | 0b | Indicates the current regulation status of half bridge 2. 0b = Indicates output 2 is not in current regulation 1b = Indicates output 2 is in current regulation |
| 3 | OCP_H1 | R | 0b | Indicates overcurrent fault on the high-side FET of half bridge 1 |
| 2 | OCP_L1 | R | 0b | Indicates overcurrent fault on the low-side FET of half bridge 1 |
| 1 | OCP_H2 | R | 0b | Indicates overcurrent fault on the high-side FET of half bridge 2 |
| 0 | OCP_L2 | R | 0b | Indicates overcurrent fault on the low-side FET of half bridge 2 |

7.6.4 Control Registers

The IC control registers are used to configure the device. Status registers are read and write capable.

7-23 lists the memory-mapped registers for the control registers. All register offset addresses not listed in 7-23 should be considered as reserved locations and the register contents should not be modified.

| Address | Register Name | Section |
|---------|---------------|---------|
| 0x02 | IC1 control | Go |
| 0x03 | IC2 control | Go |
| 0x04 | IC3 control | Go |
| 0x05 | IC4 control | Go |

表 7-23. Control Registers Summary Table

7.6.5 IC1 Control Register (address = 0x02)

IC1 control is shown in \boxtimes 7-25 and described in $\cancel{5}$ 7-24.

Read/Write

図 7-25. IC1 Control Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|------|------|--------|---|----------|------|----------------|---|--|------|
| TOFF | | SPI_IN | | SR | MODE | | | | |
| R/W- | -01b | R/W-0b | | R/W-100b | | R/W-100b R/W-0 | | | -01b |

表 7-24. IC1 Control Register Field Descriptions

| Bit | Field | Туре | Default | Description |
|-----|--------|------|---------|---|
| 7-6 | TOFF | R/W | 01b | 00b = 20 μs |
| | | | | 01b = 40 μs |
| | | | | 10b = 60 μs |
| | | | | 11b = 80 µs |
| 5 | SPI_IN | R/W | 0b | 0b = Outputs follow input pins (INx) |
| | | | | 1b = Outputs follow SPI registers EN_IN1 and PH_IN2 |



| Bit | Field | Туре | Default | Description | | | | |
|-----|-------|------|---------|-----------------------------------|--|--|--|--|
| 4-2 | SR | R/W | 100b | 000b = 53.2-V/µs rise time | | | | |
| | | | | 001b = 34-V/µs rise time | | | | |
| | | | | 010b = 18.3-V/µs rise time | | | | |
| | | | | 011b = 13-V/µs rise time | | | | |
| | | | | 100b = 10.8-V/µs rise time | | | | |
| | | | | 101b = 7.9-V/µs rise time | | | | |
| | | | | 110b = 5.3-V/µs rise time | | | | |
| | | | | 111b = 2.6-V/μs rise time | | | | |
| 1-0 | MODE | R/W | 01b | 00b = PH/EN | | | | |
| | | | | 01b = PWM | | | | |
| | | | | 10b = Independent half bridge | | | | |
| | | | | 11b = Input disabled; bridge Hi-Z | | | | |

表 7-24. IC1 Control Register Field Descriptions (continued)

7.6.6 IC2 Control Register (address = 0x03)

IC2 control is shown in \boxtimes 7-26 and described in \cancel{x} 7-25.

Read/Write

図 7-26. IC2 Control Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------|----------|---------|----------|---------|-------|-------|------|
| ITRIP_REP | TSD_MODE | OTW_REP | DIS_CPUV | OCP_T | RETRY | OCP_I | MODE |
| R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-11b | | R/W | -00b |

表 7-25. IC2 Control Register Field Descriptions

| Bit | Field | Туре | Default | Description |
|-----|------------|------|---------|---|
| 7 | ITRIP_REP | R/W | Ob | 0b = ITRIP is not reported on nFAULT or the FAULT bit 1b = ITRIP is reported on nFAULT and the FAULT bit |
| 6 | TSD_MODE | R/W | Ob | 0b = Overtemperature condition causes a latched fault 1b = Overtemperature condition causes an automatic recovery fault |
| 5 | OTW_REP | R/W | 0b | 0b = OTW is not reported on nFAULT or the FAULT bit 1b = OTW is reported on nFAULT and the FAULT bit |
| 4 | DIS_CPUV | R/W | 0b | 0b = Charge pump undervoltage fault is enabled 1b = Charge pump undervoltage fault is disabled |
| 3-2 | OCP_TRETRY | R/W | 11b | 00b = Overcurrent retry time is 0.5 ms 01b = Overcurrent retry time is 1 ms 10b = Overcurrent retry time is 2 ms 11b = Overcurrent retry time is 4 ms |
| 1-0 | OCP_MODE | R/W | 00b | 00b = Overcurrent condition causes a latched fault 01b = Overcurrent condition causes an automatic retrying fault 10b = Overcurrent condition is report only but no action is taken 11b = Overcurrent condition is not reported and no action is taken |

7.6.7 IC3 Control Register (address = 0x04)

IC3 control is shown in \boxtimes 7-27 and described in \cancel{a} 7-26.

DRV8873-Q1 JAJSFZ9B – OCTOBER 2017 – REVISED JANUARY 2021



Read/Write

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---------|---|----------|---|----------|----------|--------|--------|--|--|
| CLR_FLT | | LOCK | | OUT1_DIS | OUT2_DIS | EN_IN1 | PH_IN2 | | |
| R/W-0b | | R/W-100b | | R/W-0b | R/W-0b | R/W-0b | R/W-0b | | |

図 7-27. IC3 Control Register

| Bit | Field | Туре | Default | Description |
|-----|----------|------|---------|--|
| 7 | CLR_FLT | R/W | Ob | Write a 1b to this bit to clear the fault bits. This bit is automatically reset after a write. |
| 6-4 | LOCK | R/W | 100Ь | Write 011b to this register to lock all register settings in the IC1 control register except to these bits and address 0x04, bit 7 (CLR_FLT) Write 100b to this register to unlock all register settings in the IC1 control register |
| 3 | OUT1_DIS | R/W | Ob | Enabled only in the Independent PWM mode 0b = Half bridge 1 enabled 1b = Half bridge 1 disabled (Hi-Z) |
| 2 | OUT2_DIS | R/W | Ob | Enabled only in the Independent PWM mode 0b = Half bridge 2 enabled 1b = Half bridge 2 disabled (Hi-Z) |
| 1 | EN_IN1 | R/W | Ob | EN/IN1 bit to control the outputs through SPI (when SPI_IN = 1b) |
| 0 | PH_IN2 | R/W | Ob | PH/IN2 bit to control the outputs through SPI (when SPI_IN = 1b) |

7.6.8 IC4 Control Register (address = 0x05)

IC4 control is shown in \boxtimes 7-28 and described in \cancel{x} 7-27.

Read/Write

| 図 7-28. | IC4 | Control | Register |
|---------|-----|---------|----------|
|---------|-----|---------|----------|

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|--------|---------|--------|-----------|------|-------|-------|
| RSVD | EN_OLP | OLP_DLY | EN_OLA | ITRIP_LVL | | DIS_I | ITRIP |
| R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W | -10b | R/W- | -00b |

| 表了 | 7-27. | IC4 | Control | Register | Field | Descriptions |
|----|-------|-----|---------|----------|-------|--------------|
|----|-------|-----|---------|----------|-------|--------------|

| Bit | Field | Туре | Default | Description | | | | | | |
|-----|---------|------|---------|---|--|--|--|--|--|--|
| 7 | RSVD | R/W | 0b | Reserved | | | | | | |
| 6 | EN_OLP | R/W | Ob | Write 1b to run open load diagnostic in standby mode. When open load test is complete EN_OLP returns to 0b (status check) | | | | | | |
| 5 | OLP_DLY | R/W | Ob | 0b = Open load diagnostic delay is 300 μs 1b = Open load diagnostic delay is 1.2 ms | | | | | | |
| 4 | EN_OLA | R/W | Ob | 0b = Open load diagnostic in active mode is disabled 1b = Enable open load diagnostics in active mode | | | | | | |



| | 表 7-27. IC4 Control Register Field Descriptions (continued) | | | | | | | | | | |
|------------------------------------|---|-----|-----|---|--|--|--|--|--|--|--|
| Bit Field Type Default Description | | | | | | | | | | | |
| 3-2 | ITRIP_LVL | R/W | 10b | 00b = 4 A | | | | | | | |
| | | | | 01b = 5.4 A | | | | | | | |
| | 10b = 6.5 A | | | | | | | | | | |
| | | | | 11b = 7 A | | | | | | | |
| 1-0 | DIS_ITRIP | R/W | 00b | 00b = Current regulation is enabled | | | | | | | |
| | | | | 01b = Current regulation is disabled for OUT1 | | | | | | | |
| | | | | 10b = Current regulation is disabled for OUT2 | | | | | | | |
| | | | | 11b = Current regulation is disabled for both OUT1 and OUT2 | | | | | | | |

_



8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を 保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことに なります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要がありま す。

8.1 Application Information

The device is used mainly to drive a brushed DC motor. The on-board current regulation allows for limiting the motor current during start-up and stall conditions. The design procedures in the $\frac{d}{d}\frac{\partial}{\partial a} \times 8.2$ section highlight how to use and configure the SPI version of the device.

8.2 Typical Application

☑ 8-1 shows the typical application schematic for the SPI version of the device.



図 8-1. Typical Application Schematic

8.2.1 Design Requirements

 \pm 8-1 lists the example input parameters for the system design.

| DESIGN PARAMETERS REFERENCE EXAMPLE VALUE | | | | | | | | | | | |
|---|--------------------|--------|--|--|--|--|--|--|--|--|--|
| Supply voltage | VM | 13.5 V | | | | | | | | | |
| Motor RMS current | I _{RMS} | 2.5 A | | | | | | | | | |
| Motor winding inductance | LM | 2.9 mH | | | | | | | | | |
| Motor current trip point | I _{TRIP} | 6.5 A | | | | | | | | | |
| PWM frequency | f _{PWM} | 10 kHz | | | | | | | | | |
| Sense resistor | R _{SENSE} | 1.5 kΩ | | | | | | | | | |
| Rise and fall times (slew rate) | t _{SR} | 1 µs | | | | | | | | | |

| 夷 | 8-1 | Design | Paramete | are |
|--------------|------|---------|---------------|------|
| - 1 X | 0-1. | Desidii | r ai ai ii eu | 5I J |

8.2.1.1 Motor Voltage

The motor voltage used depends on the ratings of the motor selected and the desired RPM. A higher voltage spins a brushed DC motor faster with the same PWM duty cycle applied to the power FETs. A higher voltage also increases the rate of current change through the inductive motor windings.

8.2.1.2 Drive Current and Power Dissipation

The current path is through the high-side sourcing power driver, motor winding, and low-side sinking power driver. The amount of current the device can drive depends on the power dissipation without going into thermal shutdown. The amount of current that can be power dissipation losses in one source and sink power driver are calculated in \neq 2.

$$P_{D} = (I_{RMS})^{2} \times (R_{DS(on)High-side} + R_{DS(on)Low-side})$$

The I_{OUT} current is equal to the average current drawn by the DC motor. At 25°C ambient temperature, the power dissipation becomes $(2.5 \text{ A})^2 \times (150 \text{ m}\Omega) = 0.94 \text{ W}.$

The temperature that the device reaches depends on the thermal resistance to the air and PCB. Soldering the device PowerPAD to the PCB ground plane, with vias to the top and bottom board layers, is important to dissipate heat into the PCB and reduce the device temperature. In the example used here, the device had an effective thermal resistance $R_{\theta,JA}$ of 27.8°C/W. The junction temperature T_J value becomes as shown in $\neq 3$.

$$T_J = T_A + (P_D \times R_{\theta,JA}) = 25^{\circ}C + (0.94 \text{ W} \times 27.8^{\circ}C/\text{W}) = 51^{\circ}C$$

(3)

(2)

注

The values of $R_{DS(on)}$ increases with temperature, so as the device heats, the power dissipation increases. This fact must be taken into consideration when sizing the heatsink.

At start-up and fault conditions, the current flowing through the motor is much higher than normal running current; these peak currents and their duration must also be considered. High PWM frequency also results in higher switching losses. Typically, switching the inputs at 100 kHz compared to 10 kHz causes 20% more power loss in heat.

Power dissipation in the device is dominated by the power dissipated of the internal MOSFET resistance. The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

Total power dissipation for the device is composed of three main components. These are the quiescent supply current dissipation, the power MOSFET switching losses, and the power MOSFET $R_{DS(ON)}$ (conduction) losses. While other factors may contribute additional power losses, these other items are typically insignificant compared to the three main items.

TEXAS INSTRUMENTS www.ti.com/ja-jp

(4)

 $P_{TOT} = P_{VM} + P_{SW} + P_{D}$

 P_{VM} can be calculated from the nominal supply voltage (V_M) and the supply current (I_{VM}) in active mode.

$$P_{VM} = V_M \times I_{VM} = 13.5 \text{ V} \times 5 \text{ mA} = 67.5 \text{ mW}$$
(5)

 P_{SW} can be calculated from the nominal supply voltage (V_M), average output current (I_{RMS}), switching frequency (f_{PWM}) and the device output rise and fall times (t_{SR}) time specifications.

$$P_{SW} = P_{SW_{RISE}} + P_{SW_{FALL}} = 0.17 \text{ W} + 0.17 \text{ W} = 0.34 \text{ W}$$
(6)

$$P_{SW,RISF} = 0.5 \times V_{M} \times I_{RMS} \times t_{SR} \times f_{PWM} = 0.5 \times 13.5 \text{ V} \times 2.5 \text{ A} \times 1 \text{ } \mu\text{s} \times 10 \text{ } \text{kHz} = 0.17 \text{ W}$$
(7)

$$P_{SW FALL} = 0.5 \times V_{M} \times I_{RMS} \times t_{SR} \times f_{PWM} = 0.5 \times 13.5 \text{ V} \times 2.5 \text{ A} \times 1 \text{ } \mu\text{s} \times 10 \text{ } \text{kHz} = 0.17 \text{ W}$$
(8)

Therefore, total power dissipation (P_{TOT}) at 25°C ambient temperature becomes = P_{VM} + P_{SW} + P_D = 67.5 mW + 0.34 W + 0.94 W = 1.35 W

 P_{TOT} makes the junction temperature (T_J) of the device to be

$$T_{J} = T_{A} + (P_{TOT} \times R_{\theta,JA}) = 25^{\circ}C + (1.35 \text{ W} \times 27.8^{\circ}C/\text{W}) = 63^{\circ}C$$
(9)

The power dissipation from power MOSFET switching losses and quiescent supply current dissipation results is approximately 12°C rise in the junction temperature (different between \pm 9 and \pm 3). Care must be taken when doing the PCB layout and heatsinking the motor driver device so that the thermal characteristics are properly managed.





図 8-2. PCB Model (4-Layer PCB Shown, 2-Layer PCB Has No Vias)



DRV8873-Q1 JAJSFZ9B – OCTOBER 2017 – REVISED JANUARY 2021







8.2.1.3 Sense Resistor

For optimal performance, the sense resistor must have the following features:

- Surface-mount device
- Low inductance
- Placed closely to the motor driver device

Use $\not \equiv$ 10 to calculate the power dissipation (P_D) of the sense resistor.

$$P_{D} = (I_{(RMS)} / k)^{2} \times R_{(SENSE)}$$

(10)

In this example, for the RMS motor current is 2.5 A, the sense resistor of 1.5 k Ω dissipates approximately 7.5 mW of power. The power quickly increases with higher current levels. Resistors typically have a rated power within some ambient temperature range, along with a derated power curve for high ambient temperatures. When a PCB is shared with other components that generate heat, the system designer should add margin. Measuring the actual sense resistor temperature in a final system is best.

8.2.2 Detailed Design Procedure

8.2.2.1 Thermal Considerations

The device has thermal shutdown (TSD) at 165°C (mininum). If the die temperature exceeds this TSD threshold, the device will be disabled until the temperature drops below the temperature hysteresis level.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high of an ambient temperature.

8.2.2.2 Heatsinking

The PowerPAD package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this connection can be accomplished by adding a number of vias to connect the thermal pad to the ground plane.

On PCBs without internal planes, a copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to the *PowerPAD*[™] *Thermally Enhanced Package* application report, and the *PowerPAD*[™] *Made Easy* application report, available at www.ti.com. In general, the more copper area that can be provided, the more power can be dissipated.



8.2.3 Application Curves





9 Power Supply Recommendations

The device is designed to operate with an input voltage supply (VM) range from 4.5 V to 40 V. A 0.1-µF ceramic capacitor rated for VM must be placed as close to the device as possible. Also, an appropriately sized bulk capacitor must be placed on the VM pin.

9.1 Bulk Capacitance Sizing

Bulk capacitance sizing is an important factor in motor drive system design. It is beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors including:

- The highest current required by the motor system.
- The capacitance of the power supply and the ability of the power supply to source current.
- The amount of parasitic inductance between the power supply and motor system.
- The acceptable voltage ripple.
- The type of motor used (brushed DC, brushless DC, and stepper).
- The motor braking method.

The inductance between the power supply and motor drive system limits the rate that current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. When sufficient bulk capacitance is used, the motor voltage remains stable, and high current can be quickly supplied.

The data sheet provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.



図 9-1. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage to provide a margin for cases when the motor transfers energy to the supply.



10 Layout

10.1 Layout Guidelines

Each VM pin must be bypassed to ground using low-ESR ceramic bypass capacitors with recommended values of 0.1 μ F rated for VM. These capacitors should be placed as close to the VM pins as possible with a thick trace or ground plane connection to the device GND pin.

Additional bulk capacitance is required to bypass the high current path. This bulk capacitance should be placed such that it minimizes the length of any high current paths. The connecting metal traces should be as wide as possible, with numerous vias connecting PCB layers. These practices minimize inductance and allow the bulk capacitor to deliver high current.

Place a low-ESR ceramic capacitor between the CPL and CPH pins. This capacitor should be 47 nF, rated for VM, and be of type X5R or X7R. Additionally, place a low-ESR ceramic capacitor between the VCP and VM pins. This capacitor should be 1 μ F, rated for 16 V, and be of type X5R or X7R.

The current sense resistors should be placed as close as possible to the device pins to minimize trace inductance between the device pin and resistors.

10.2 Layout Example



🛛 10-1. Layout Example



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- •
- Texas Instruments, Calculating Motor Driver Power Dissipation application report
- Texas Instruments, Daisy Chain Implementation for Serial Peripheral Interface application report
- Texas Instruments, DRV8873x-Q1EVM User's Guide
- Texas Instruments, DRV8873x-Q1EVM GUI User's Guide
- Texas Instruments, PowerPAD™ Thermally Enhanced Package application report
- Texas Instruments, PowerPAD™ Made Easy application report
- Texas Instruments, Sensored 3-Phase BLDC Motor Control Using MSP430™ application report
- Texas Instruments, Understanding Motor Driver Current Ratings application report

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

11.4 Trademarks

PowerPAD[™] and MSP430[™] are trademarks of Texas Instruments. TI E2E[™] is a trademark of Texas Instruments.

TIEZE IS a liduelliaik OI TEXAS IIISI uliteliis.

すべての商標は、それぞれの所有者に帰属します。

11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。 正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.6 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead finish/ | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|----------|--------------|---------|------|---------|--------------|---------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | Ball material | (3) | | (4/5) | |
| | | | | | | | (6) | | | | |
| DRV8873HPWPRQ1 | ACTIVE | HTSSOP | PWP | 24 | 2000 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 125 | 8873HQ | Samples |
| DRV8873SPWPRQ1 | ACTIVE | HTSSOP | PWP | 24 | 2000 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 125 | 8873SQ | Samples |
| PDRV8873SPWPRQ1 | OBSOLETE | HTSSOP | PWP | 24 | | TBD | Call TI | Call TI | | | |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF DRV8873-Q1 :

• Catalog : DRV8873

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| DRV8873HPWPRQ1 | HTSSOP | PWP | 24 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |
| DRV8873SPWPRQ1 | HTSSOP | PWP | 24 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Dec-2023



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| DRV8873HPWPRQ1 | HTSSOP | PWP | 24 | 2000 | 350.0 | 350.0 | 43.0 |
| DRV8873SPWPRQ1 | HTSSOP | PWP | 24 | 2000 | 350.0 | 350.0 | 43.0 |

PWP 24

GENERIC PACKAGE VIEW

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE

4.4 x 7.6, 0.65 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PWP0024J



PACKAGE OUTLINE

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



PWP0024J

EXAMPLE BOARD LAYOUT

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



PWP0024J

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated