













DS90LV027AH

JAJSGU7B - SEPTEMBER 2005 - REVISED JANUARY 2019

# DS90LV027AH 高温用 LVDS デュアル差動ドライバ


### 1 特長

- 動作温度範囲 -40°C~+125°C
- 600Mpbs (300MHz) を超えるスイッチング速度
- 差動スキュー標準値: 0.3ns
- 差動スキュー最大値: 0.7ns
- 3.3V 電源の設計
- 低消費電力: 46 mW (3.3V 固定)
- フロースルー設計により PCB レイアウトを簡素 化
- 電源オフ保護 (出力が高インピーダンス)
- TIA/EIA-644規格に準拠
- 8ピンSOICパッケージにより実装面積を削減

### 2 アプリケーション

- 基板間通信
- 試験/測定機器
- モータ駆動
- LED ビデオ・ウォール
- ワイヤレス・インフラ
- 通信インフラ
- 多機能プリンタ
- NIC カード
- ラック・サーバー
- 超音波スキャナ

#### チャネル1の機能図



### 3 概要

DS90LV027AH はデュアル LVDS ドライバ・デバイスで、高いデータ転送速度と低消費電力のアプリケーション向けに最適化されています。このデバイスは、低電圧差動信号(LVDS) テクノロジを活用し、600Mbps (300MHz) を超えるデータ速度をサポートするよう設計されています。

DS90LV027AH は電流モード・ドライバで、高い周波数でも低消費電力を維持できます。さらに、短絡フォルト時の電流も最小化されています。


このデバイスは、8 リードの SOIC パッケージで供給されます。DS90LV027AH にはフロースルー設計が採用されているため、PCB レイアウトが容易です。差動ドライバ出力により、EMI が低く、出力スイングは 360mV (標準値)です。高速でのクロックおよびデータの転送に理想的です。DS90LV027AH は、対になるデュアル・ライン・レシーバ DS90LV028AH や、他の TI 製 LVDS レシーバのいずれとも組み合わせることができ、ポイント・ツー・ポイントの高速な LVDS インターフェイスを実現できます。

### 製品情報<sup>(1)</sup>

	- CALL 113 134	
型番	パッケージ	本体サイズ(公称)
DS90LV027AH	SOIC (8)	4.90mm×3.91mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

#### チャネル2の機能図





٠,

1	特長1		8.3 Feature Description	10
2	アプリケーション1		8.4 Device Functional Modes	
3	概要1	9	Application and Implementation	12
4	改訂履歴2		9.1 Application Information	12
5	Pin Configuration and Functions		9.2 Typical Application	12
6	Specifications4	10	Power Supply Recommendations	16
•	6.1 Absolute Maximum Ratings4	11	Layout	16
	6.2 ESD Ratings		11.1 Layout Guidelines	16
	6.3 Recommended Operating Conditions 4		11.2 Layout Example	20
	6.4 Thermal Information	12	デバイスおよびドキュメントのサポート	21
	6.5 Electrical Characteristics 5		12.1 関連資料	21
	6.6 Switching Characteristics 5		12.2 ドキュメントの更新通知を受け取る方法	21
	6.7 Typical Characteristics		12.3 コミュニティ・リソース	
7	Parameter Measurement Information 9		12.4 商標	
8	Detailed Description 10		12.5 静電気放電に関する注意事項	
	8.1 Overview		12.6 Glossary	
	8.2 Functional Block Diagrams	13	メカニカル、パッケージ、および注文情報	21

### 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

#### Revision A (April 2013) から Revision B に変更


**Page** 

#### 2013年4月発行のものから更新

Page



# **5 Pin Configuration and Functions**



#### **Pin Functions**

PIN		I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
DI	2, 3	I	TL/CMOS driver input pins	
DO+	6, 7	0	Non-inverting driver output pin	
DO-	5, 8	0	Inverting driver output pin	
GND	4	1	round pin	
V <sub>CC</sub>	1	I	Positive power supply pin, +3.3 V ± 0.3 V	



### 6 Specifications

### 6.1 Absolute Maximum Ratings (1)

		MIN	MAX	UNIT
Supply Voltage (V <sub>CC</sub> )			4	V
Input Voltage (DI)			3.6	V
Output Voltage (DO±)			3.9	V
Mariana Bada a Bawa Biasa at a 25°C	D Package		1190	mW
Maximum Package Power Dissipation at +25°C  Derate D Package (above +25°C)			9.5	mW/°C
Storage Temperature, T <sub>stg</sub>			150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 $^{(1)}$ (1.5 k $\Omega$ , 100 pF)	8000	
V <sub>(ESD)</sub>	Electrostatic discharge $\begin{array}{c} \text{Charged-device model (CDM), per JEDEC specification JESD22-} \\ \text{C101}^{(2)} \\ \text{EIAJ (0 } \Omega, 200 \text{ pF)} \end{array}$	1000	V	
		EIAJ (0 Ω, 200 pF)	1000	
		IEC (direct 330 $\Omega$ , 150 pF)	4000	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±8000 V may actually have higher performance.

#### 6.3 Recommended Operating Conditions

	MIN	TYP	MAX	UNIT
Supply Voltage (V <sub>CC</sub> )	3	3.3	3.6	V
Ambient Temperature (T <sub>A</sub> )	-40	25	+125	°C
Junction Temperature (T <sub>J</sub> )			+130	°C

#### 6.4 Thermal Information

		DS90LV027AH	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	123.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	63.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	65.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	13.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	65.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.



#### 6.5 Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (1) (2) (3)

	PARAMETER	TEST	CONDITIONS	PIN	MIN	TYP	MAX	UNIT
DIFFERE	ENTIAL DRIVER CHARACTERISTIC	S						
V <sub>OD</sub>	Output Differential Voltage				250	360	450	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change					1	35	mV
V <sub>OH</sub>	Output High Voltage	$R_1 = 100\Omega$				1.4	1.6	V
V <sub>OL</sub>	Output Low Voltage	(Figure 15)		DO+,	0.9	1.1		V
Vos	Offset Voltage		$V_{OUT} = V_{CC}$ or GND, $V_{CC} = 0V$		1.125	1.2	1.375	V
$\Delta V_{OS}$	Offset Magnitude Change				0	3	25	mV
I <sub>OXD</sub>	Power-off Leakage	V <sub>OUT</sub> = V <sub>CC</sub> or				±1	±10	μА
I <sub>OSD</sub>	Output Short Circuit Current					-5.7	-8	mA
$V_{IH}$	Input High Voltage				2.0		$V_{CC}$	V
$V_{IL}$	Input Low Voltage				GND		8.0	V
I <sub>IH</sub>	Input High Current	$V_{IN} = 3.3V \text{ or } 2$	.4V	DI		±2	±10	μА
I <sub>IL</sub>	Input Low Current	V <sub>IN</sub> = GND or 0	V <sub>IN</sub> = GND or 0.5V			±1	±10	μА
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = −18 mA	I <sub>CL</sub> = −18 mA		-1.5	-0.6		V
	Power Supply Current	No Load	V <sub>IN</sub> = V <sub>CC</sub> or GND			8	14	mA
I <sub>CC</sub>		$R_L = 100\Omega$		V <sub>CC</sub>		14	20	mA

Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground (1) except V<sub>OD</sub>.

All typicals are given for:  $V_{CC} = +3.3 \text{ V}$  and  $T_A = +25 ^{\circ}\text{C}$ .

### 6.6 Switching Characteristics

Over Supply Voltage and Operating Temperature Ranges, unless otherwise specified. (1) (2) (3) (4)

	PARAMETER			TYP	MAX	UNIT		
DIFFERE	DIFFERENTIAL DRIVER CHARACTERISTICS							
t <sub>PHLD</sub>	Differential Propagation Delay High to Low		0.3	0.8	2	ns		
t <sub>PLHD</sub>	Differential Propagation Delay Low to High		0.3	1.1	2	ns		
t <sub>SKD1</sub>	Differential Pulse Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>   (5)		0	0.3	0.7	ns		
t <sub>SKD2</sub>	Channel to Channel Skew (6)		0	0.4	0.8	ns		
t <sub>SKD3</sub>	Differential Part to Part Skew (7)	$R_L = 100\Omega$ , $C_L = 15 pF$ (Figure 16 and Figure 17)	0		1	ns		
t <sub>SKD4</sub>	Differential Part to Part Skew (8)	(Figure 10 and Figure 17)	0		1.2	ns		
t <sub>TLH</sub>	Transition Low to High Time		0.2	0.5	1	ns		
t <sub>THL</sub>	Transition High to Low Time		0.2	0.5	1	ns		
$f_{MAX}$	Maximum Operating Frequency (9)			350		MHz		

All typicals are given for:  $V_{CC}$  = +3.3 V and  $T_A$  = +25°C.

The DS90LV027AH is a current mode device and only function with datasheet specification when a resistive load is applied to the drivers outputs.

<sup>(2)</sup> These parameters are ensured by design. The limits are based on statistical analysis of the device over PVT (process, voltage, temperature) ranges.

C<sub>L</sub> includes probe and fixture capacitance.

Generator waveform for all tests unless otherwise specified: f = 1 MHz,  $Z_O = 50\Omega$ ,  $t_r \le 1$  ns,  $t_f \le 1$  ns (10%-90%).

 $t_{SKD1}$ ,  $|t_{PHLD} - t_{PLHD}|$ , is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

 $<sup>\</sup>bar{t}_{SKD2}$  is the Differential Channel to Channel Skew of any event on the same device.


t<sub>SKD3</sub>, Differential Part to Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V<sub>CC</sub> and within 5°C of each other within the operating temperature range.

t<sub>SKD4</sub>, part to part skew, is the differential channel to channel skew of any event between devices. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. t<sub>SKD4</sub> is defined as |Max - Min| differential propagation delay.

 $f_{MAX}$  generator input conditions:  $t_r = t_f < 1$  ns (0% to 100%), 50% duty cycle, 0V to 3V. Output criteria: duty cycle = 45%/55%,  $V_{OD} > 0$ 250mV, all channels switching.


# TEXAS INSTRUMENTS

### 6.7 Typical Characteristics





### **Typical Characteristics (continued)**





**Power Supply Voltage** 

**Ambient Temperature** 



### **Typical Characteristics (continued)**







### 7 Parameter Measurement Information




Figure 15. Differential Driver DC Test Circuit




Figure 16. Differential Driver Propagation Delay and Transition Time Test Circuit




Figure 17. Differential Driver Propagation Delay and Transition Time Waveforms



### 8 Detailed Description

#### 8.1 Overview

The DS90LV027AH is a dual-channel, low-voltage differential signaling (LVDS) line driver with a balanced current source design. It operates from a single power supply that is nominally 3.3 V, but the supply can be as low as 3.0 V and as high as 3.6 V. The input signal to the DS90LV027AH is an LVCMOS/LVTTL signal. The output of the device is a differential signal complying with the LVDS standard (TIA/EIA-644). The differential output signal operates with a signal level of 360 mV (nominally) at a common-mode voltage of 1.2 V. This low differential output voltage results in low electromagnetic interference (EMI). The differential nature of the output provides immunity to common-mode coupled signals that the driven signal may experience.

The DS90LV027AH is primarily used in point-to-point configurations, as seen in Figure 20. This configuration provides a clean signaling environment for the fast edge rates of the DS90LV027AH and other LVDS drivers. The DS90LV027AH is connected through a balanced media which may be a standard twisted-pair cable, a parallel pair cable, or simply PCB traces to a LVDS receiver. Typically, the characteristic differential impedance of the media is in the range of  $100~\Omega$ . The DS90LV027AH device is intended to drive a  $100-\Omega$  transmission line. The  $100-\Omega$  termination resistor is selected to match the media and is placed as close to the LVDS receiver input pins as possible.

### 8.2 Functional Block Diagrams




Figure 18. Functional Diagram of Channel 1




Figure 19. Functional Diagram of Channel 2

#### 8.3 Feature Description

#### 8.3.1 DS90LV027AH Driver Functionality

As can be seen in Table 1, the driver single-ended input to differential output relationship is defined. When the driver input is left open, the differential output is undefined.

Table 1. DS90LV027AH Driver Functionality(1)

INPUT	OUTPUTS		
LVCMOS/LVTTL IN	OUT +	OUT -	
Н	Н	L	
L	L	Н	
Open	?	?	

(1) This table is valid for both Channel 1 and Channel 2 of this device.



#### 8.3.2 Driver Output Voltage and Power-On Reset

The DS90LV027AH driver operates and meets all the specified performance requirements for supply voltages in the range of 3.0 V to 3.6 V. When the supply voltage drops below 1.5 V, or the voltage has not yet reached 1.5 V during turnon, the power-on reset circuitry will set the driver output to a high-impedance state.

#### 8.3.3 Driver Offset

An LVDS-compliant driver is required to maintain the common-mode output voltage at 1.2 V (±75 mV). The DS90LV027AH incorporates sense circuitry and a control loop to source common-mode current and keep the output signal within specified values. Further, the device maintains the output common-mode voltage at this set point over the full 3.0-V to 3.6-V supply range.

#### 8.4 Device Functional Modes

The device has one mode of operation that applies when operated within the *Recommended Operating Conditions*.



### 9 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The DS90LV027AH device is a dual-channel LVDS driver. The functionality of this device is simple yet extremely flexible, leading to its use in designs ranging from wireless base stations to desktop computers. The DS90LV027AH has a flow-through pinout that allows for easy PCB layout. The LVDS signals on one side of the device allow easy matching of the electrical lengths for differential pair trace lines between the driver and the receiver, as well as allow trace lines to be close together to couple noise as common-mode. Noise isolation is achieved with the LVDS signals on one side of the device and the TTL signals on the other side.

### 9.2 Typical Application




Figure 20. Point-to-Point Application

#### 9.2.1 Design Requirements

Table 2 lists the design parameters as an example.

**Table 2. Design Parameters** 

DESIGN PARAMETERS	EXAMPLE VALUE
Driver Supply Voltage (V <sub>DD</sub> )	3 to 3.6 V
Driver Input Voltage	0 to V <sub>DD</sub>
Signaling Rate	0 to 600 Mbps
Interconnect Characteristic Impedance	100 Ω
Number of Receiver Nodes	2
Ground shift between driver and receiver	±1 V



#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Driver Supply Voltage

DS90LV027AH is a dual-channel LVDS driver that operates from a single supply. The device can support operation with a supply as low as 3.0 V and as high as 3.6 V. The driver output voltage is dependent upon the chosen supply voltage. The minimum output voltage stays within the specified LVDS limits (247 mV to 450 mV) for a 3.3-V supply. If the supply range is between 3.0 V and 3.6 V, the minimum output voltage may be as low as 150 mV. If a communication link is designed to operate with a supply within this lower range, the channel noise margin must be looked at carefully to ensure error-free operation.

#### 9.2.2.2 Driver Bypass Capacitance

Bypass capacitors play a key role in power distribution circuitry. Specifically, they create low-impedance paths between power and ground. At low frequencies, a good digital power supply offers very low-impedance paths between its terminals. However, as higher frequency currents propagate through power traces, the source is quite often incapable of maintaining a low-impedance path to ground. Bypass capacitors are used to address this shortcoming. Usually, large bypass capacitors (10  $\mu$ F to 1000  $\mu$ F) at the board-level do a good job up into the kHz range. Due to their size and length of their leads, they tend to have large inductance values at the switching frequencies of modern digital circuitry. To solve this problem, one must resort to the use of smaller capacitors (nF to  $\mu$ F range) installed locally next to the integrated circuit.

Multilayer ceramic chip or surface-mount capacitors (size 0603 or 0805) minimize lead inductances of bypass capacitors in high-speed environments, because their lead inductance is about 1 nH. For comparison purposes, a typical capacitor with leads has a lead inductance around 5 nH.

The value of the bypass capacitors used locally with LVDS chips can be determined by Equation 1 and Equation 2, according to Johnson<sup>(1)</sup> equations 8.18 to 8.21. A conservative rise time of 200 ps and a worst-case change in supply current of 1 A covers the whole range of LVDS devices offered by Texas Instruments. In this example, the maximum power supply noise tolerated is 200 mV. However, this figure varies depending on the noise budget available in the design. <sup>(1)</sup>

$$C_{\text{chip}} = \left(\frac{\Delta I_{\text{Maximum Step Change Supply Current}}}{\Delta V_{\text{Maximum Power Supply Noise}}}\right) \times T_{\text{Rise Time}} \tag{1}$$

$$C_{\text{LVDS}} = \left(\frac{1A}{0.2V}\right) \times 200 \text{ ps} = 0.001 \,\mu\text{F} \tag{2}$$

Figure 21 lowers lead inductance and covers intermediate frequencies between the board-level capacitor (>10  $\mu$ F) and the value of capacitance found above (0.001  $\mu$ F). TI recommends to place the smallest value of capacitance as close to the chip as possible.



Figure 21. Recommended LVDS Bypass Capacitor Layout

### 9.2.2.3 Driver Input Votlage

The DS90LV027AH single-ended input is designed to support a wide input voltage range. The input stage can accept signals as high as 3.6 V when the supply voltage is 3.6 V.

<sup>(1)</sup> Howard Johnson & Martin Graham.1993. High Speed Digital Design – A Handbook of Black Magic. Prentice Hall PRT. ISBN number 013395724.



#### 9.2.2.4 Driver Output Voltage

DS90LV027AH driver output has a 1.2-V common-mode voltage, with a nominal differential output signal of 360 mV. This 360 mV is the absolute value of the differential swing (VOD = |V+-V-|). The peak-to-peak differential voltage is either twice this value or 700 mV. LVDS receiver thresholds are  $\pm 100$  mV. With these receiver decision thresholds, it is clear that the disadvantage of operating the driver with a lower supply will be noise margin. With fully-compliant LVDS drivers and receivers, the user could expect a minimum of approximately 150 mV of noise margin (247-mV minimum output voltage -100-mV maximum input requirement). If the DS90LV027AH operates under a supply range of 3.0 V to 3.6 V, the minimum noise margin will drop to 150 mV.

### 9.2.2.5 Interconnecting Media

The physical communication channel between the LVDS driver and LVDS receiver may be any balanced and paired metal conductors meeting the requirements of the LVDS standard, the key points of which are included here. This media may be a twisted-pair, twinax, flat ribbon cable, or PCB traces. The nominal characteristic impedance of the interconnect media should be between 100  $\Omega$  and 120  $\Omega$  with a variation of no more than 10% (90  $\Omega$  to 132  $\Omega$ ).

#### 9.2.2.6 PCB Transmission Lines

As per the LVDS Owner's Manual Design Guide, 4th Edition (SNLA187), Figure 22 depicts several transmission line structures commonly used in printed-circuit boards (PCBs). Each structure consists of a signal line and return path with a uniform cross section along its length. A microstrip is a signal trace on the top (or bottom) layer, separated by a dielectric layer from its return path in a ground or power plane. A stripline is a signal trace in the inner layer, with a dielectric layer in between a ground plane above and below the signal trace. The dimensions of the structure along with the dielectric material properties determine the characteristic impedance of the transmission line (also called controlled-impedance transmission line).

When two signal lines are placed close by, they form a pair of coupled transmission lines. Figure 22 shows examples of edge-coupled microstrip lines, and edge-coupled or broad-side-coupled striplines. When excited by differential signals, the coupled transmission line is referred to as a differential pair. The characteristic impedance of each line is called odd-mode impedance. The sum of the odd-mode impedances of each line is the differential impedance of the differential pair. In addition to the trace dimensions and dielectric material properties, the spacing between the two traces determines the mutual coupling and impacts the differential impedance. When the two lines are immediately adjacent (like if S is less than 2 W, for example), the differential pair is called a tightly-coupled differential pair. To maintain constant differential impedance along the length, it is important to keep the trace width and spacing uniform along the length, as well as maintain good symmetry between the two lines.






Figure 22. Controlled-Impedance Transmission Lines

#### 9.2.3 Termination Resistor

As shown earlier, an LVDS communication channel employs a current source driving a transmission line that is terminated with a resistive load. This load serves to convert the transmitted current into a voltage at the receiver input. To ensure incident wave switching (which is necessary to operate the channel at the highest signaling rate), the termination resistance should be matched to the characteristic impedance of the transmission line. The designer should ensure that the termination resistance is within 10% of the nominal media characteristic impedance. If the transmission line is targeted for 100- $\Omega$  impedance, the termination resistance should be between  $90 \Omega$  and  $110 \Omega$ . The line termination resistance should be placed as close to the receiver as possible to minimize the stub length from the resistor to the receiver.

#### 9.2.4 Application Curve




Figure 23. Power Supply Current vs Frequency



### 10 Power Supply Recommendations

The DS90LV027AH driver is designed to operate from a single power supply with supply voltage in the range of 3.0 V to 3.6 V. In a typical application, a driver and a receiver may be on separate boards, or even separate equipment. In these cases, separate supplies would be used at each location. The expected ground potential difference between the driver power supply and the driver power supply would be less than |±1 V|. Board level and local device level bypass capacitance should be used.

### 11 Layout

### 11.1 Layout Guidelines

#### 11.1.1 Microstrip vs. Stripline Topologies

As per the *LVDS Application and Data Handbook* (SLLD009), printed-circuit boards usually offer designers two transmission line options: Microstrip and stripline. Microstrips are traces on the outer layer of a PCB, as shown in Figure 24.




Figure 24. Microstrip Topology

On the other hand, striplines are traces between two ground planes. Striplines are less prone to emissions and susceptibility problems because the reference planes effectively shield the embedded traces. However, from the standpoint of high-speed transmission, juxtaposing two planes creates additional capacitance. TI recommends routing LVDS signals on microstrip transmission lines when possible. The PCB traces allow designers to specify the necessary tolerances for  $Z_O$  based on the overall noise budget and reflection allowances. Footnotes 1<sup>(2)</sup>, 2<sup>(3)</sup>, and 3<sup>(4)</sup> provide formulas for  $Z_O$  and  $t_{PD}$  for differential and single-ended traces. (2) (3) (4)




Figure 25. Stripline Topology

<sup>(2)</sup> Howard Johnson & Martin Graham.1993. High Speed Digital Design – A Handbook of Black Magic. Prentice Hall PRT. ISBN number 013395724

<sup>(3)</sup> Mark I. Montrose. 1996. Printed Circuit Board Design Techniques for EMC Compliance. IEEE Press. ISBN number 0780311310.

<sup>(4)</sup> Clyde F. Coombs, Jr. Ed, Printed Circuits Handbook, McGraw Hill, ISBN number 0070127549.



#### 11.1.2 Dielectric Type and Board Construction

The speeds at which signals travel across the board dictates the choice of dielectric. FR-4, or an equivalent, usually provides adequate performance for use with LVDS signals. If rise or fall times of LVCMOS/LVTTL signals are less than 500 ps, empirical results indicate that a material with a dielectric constant near 3.4, such as Rogers<sup>™</sup> 4350 or Nelco N4000-13, may be desired. Once the designer chooses the dielectric, there are several parameters pertaining to the board construction that can affect performance. The following set of guidelines were developed experimentally through several designs involving LVDS devices:

- Copper weight: 15 g or 1/2 oz start, plated to 30 g or 1 oz
- All exposed circuitry should be solder-plated (60/40) to 7.62 μm or 0.0003 in (minimum).
- Copper plating should be 25.4 μm or 0.001 in (minimum) in plated-through-holes.
- Solder mask over bare copper with solder hot-air leveling

### 11.1.3 Recommended Stack Layout

Following the choice of dielectrics and design specifications, the designer must decide how many levels to use in the stack. To reduce the LVCMOS/LVTTL to LVDS crosstalk, it is good practice to have at least two separate signal planes as shown in Figure 26.




Figure 26. Four-Layer PCB

#### NOTE

The separation between layers 2 and 3 should be 127  $\mu m$  (0.005 in). By keeping the power and ground planes tightly coupled, the increased capacitance acts as a bypass for transients.

One of the most common stack configurations is the six-layer board, as shown in Figure 27.




Figure 27. Six-Layer PCB

In this particular configuration, it is possible to isolate each signal layer from the power plane by at least one ground plane. The result is improved signal integrity, but fabrication is more expensive. Using the 6-layer board is preferable, because it offers the layout designer more flexibility in varying the distance between signal layers and referenced planes in addition to ensuring reference to a ground plane for signal layers 1 and 6.

#### 11.1.4 Separation Between Traces

The separation between traces depends on several factors, but the amount of coupling that can be tolerated usually dictates the actual separation. Low-noise coupling requires close coupling between the differential pair of an LVDS link to benefit from the electromagnetic field cancellation. The traces should be  $100-\Omega$  differential and thus coupled in the manner that best fits this requirement. In addition, differential pairs should have the same electrical length to ensure that they are balanced, thus minimizing problems with skew and signal reflection.



In the case of two adjacent single-ended traces, one should use the 3-W rule, which stipulates that the distance between two traces must be greater than two times the width of a single trace, or three times its width measured from trace center to trace center. This increased separation effectively reduces the potential for crosstalk. The same rule should be applied to the separation between adjacent LVDS differential pairs, whether the traces are edge-coupled or broad-side-coupled.




Figure 28. 3-W Rule for Single-Ended and Differential Traces (Top View)

Exercise caution when using autorouters, because they do not always account for all factors affecting crosstalk and signal reflection. For instance, it is best to avoid sharp 90° turns to prevent discontinuities in the signal path. Using successive 45° turns tends to minimize reflections.

#### 11.1.5 Crosstalk and Ground Bounce Minimization

To reduce crosstalk, it is important to provide a return path to high-frequency currents that is as close to its originating trace as possible. A ground plane usually achieves this. Because the returning currents always choose the path of lowest inductance, they are most likely to return directly under the original trace, thus minimizing crosstalk. Lowering the area of the current loop lowers the potential for crosstalk. Traces kept as short as possible with an uninterrupted ground plane running beneath them emit the minimum amount of electromagnetic field strength. Discontinuities in the ground plane increase the return path inductance and should be avoided.

#### 11.1.6 Decoupling

Each power or ground lead of a high-speed device should be connected to the PCB through a low inductance path. For best results, one or more vias are used to connect a power or ground pin to the nearby plane. TI recommends that the user place a via immediately adjacent to the pin to avoid adding trace inductance. Placing a power plane closer to the top of the board reduces the effective via length and its associated inductance.




Figure 29. Low Inductance, High-Capacitance Power Connection



Bypass capacitors should be placed close to  $V_{DD}$  pins. They can be placed conveniently near the corners or underneath the package to minimize the loop area. This extends the useful frequency range of the added capacitance. Small-physical-size capacitors, such as 0402 or even 0201, or X7R surface-mount capacitors should be used to minimize body inductance of capacitors. Each bypass capacitor is connected to the power and ground plane through vias tangent to the pads of the capacitor as shown in Figure 30(a).

An X7R surface-mount capacitor of size 0402 has about 0.5 nH of body inductance. At frequencies above 30 MHz or so, X7R capacitors behave as low-impedance inductors. To extend the operating frequency range to a few hundred MHz, an array of different capacitor values like 100 pF, 1 nF, 0.03 μF, and 0.1 μF are commonly used in parallel. The most effective bypass capacitor can be built using sandwiched layers of power and ground at a separation of 2 to 3 mils. With a 2-mil FR4 dielectric, there is approximately 500 pF per square inch of PCB. Refer back to Figure 22 for some examples. Many high-speed devices provide a low-inductance GND connection on the backside of the package. This center dap must be connected to a ground plane through an array of vias. The via array reduces the effective inductance to ground and enhances the thermal performance of the small Surface Mount Technology (SMT) package. Placing vias around the perimeter of the dap connection ensures proper heat spreading and the lowest possible die temperature. Placing high-performance devices on opposing sides of the PCB using two GND planes (as shown in Figure 22) creates multiple paths for heat transfer. Often thermal PCB issues are the result of one device adding heat to another, resulting in a very high local temperature. Multiple paths for heat transfer minimize this possibility. In many cases the GND dap that is so important for heat dissipation makes the optimal decoupling layout impossible to achieve due to insufficient padto-dap spacing as shown in Figure 30(b). When this occurs, placing the decoupling capacitor on the backside of the board keeps the extra inductance to a minimum. It is important to place the V<sub>DD</sub> via as close to the device pin as possible while still allowing for sufficient solder mask coverage. If the via is left open, solder may flow from the pad and into the via barrel. This will result in a poor solder connection.



Figure 30. Typical Decoupling Capacitor Layouts

At least two or three times the width of an individual trace should separate single-ended traces and differential pairs to minimize the potential for crosstalk. Single-ended traces that run in parallel for less than the wavelength of the rise or fall times usually have negligible crosstalk. Increase the spacing between signal paths for long parallel runs to reduce crosstalk. Boards with limited real estate can benefit from the staggered trace layout, as shown in Figure 31.




Figure 31. Staggered Trace Layout

This configuration lays out alternating signal traces on different layers. Thus, the horizontal separation between traces can be less than 2 or 3 times the width of individual traces. To ensure continuity in the ground signal path, TI recommends having an adjacent ground via for every signal via, as shown in Figure 32. Note that vias create additional capacitance. For example, a typical via has a lumped capacitance effect of 1/2 pF to 1 pF in FR4.






Figure 32. Ground Via Location (Side View)

Short and low-impedance connection of the device ground pins to the PCB ground plane reduces ground bounce. Holes and cutouts in the ground planes can adversely affect current return paths if they create discontinuities that increase returning current loop areas.

To minimize EMI problems, TI recommends avoiding discontinuities below a trace (for example, holes, slits, and so on) and keeping traces as short as possible. Zoning the board wisely by placing all similar functions in the same area, as opposed to mixing them together, helps reduce susceptibility issues.

### 11.2 Layout Example




Figure 33. Example DS90LV027AH Layout



### 12 デバイスおよびドキュメントのサポート

#### 12.1 関連資料

関連資料については、以下を参照してください。

- *『LVDS*オーナー・マニュアル』(SNLA187)
- 『AN-808、長い伝送ラインとデータ信号の品質』(SNLA028)
- 『AN-977、LVDS信号の品質: アイ・パターンを使用したジッタ測定のテスト・レポート #1』(SNLA166)
- 『AN-971、LVDSテクノロジの概要』(SNLA165)
- 『AN-916、ケーブル選択の実践的ガイド』(SNLA219)
- 『AN-805、 差動ライン・ドライバの消費電力の計算』(SNOA233)
- 『AN-903、 差動終端技法の比較』 (SNLA034)
- 『AN-1194、LVDSインターフェイスのフェイルセーフ・バイアス法』(SNLA051)

### 12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

#### 12.4 商標

E2E is a trademark of Texas Instruments.

Rogers is a trademark of Rogers Corporation.

All other trademarks are the property of their respective owners.

### 12.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DS90LV027AHM/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LV27A HM	Samples
DS90LV027AHMX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LV27A HM	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

### **TAPE AND REEL INFORMATION**





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90LV027AHMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 9-Aug-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90LV027AHMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

### **TUBE**



#### \*All dimensions are nominal

Device Pac		Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
	DS90LV027AHM/NOPB	D	SOIC	8	95	495	8	4064	3.05



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022. Texas Instruments Incorporated