







LM5116

JAJSRS8I – FEBRUARY 2007 – REVISED NOVEMBER 2023

# LM5116 ワイド・レンジ同期整流降圧型コントローラ

# 1 特長

Texas

INSTRUMENTS

- 新しい類似製品が利用可能:
  - LM5148 超低静止電流 (IQ) および DRSS 搭載 80V 同期整流降圧コントローラ
  - LM5149 超低静止電流 (IQ) および AEF 搭載 80V 同期整流降圧コントローラ
- エミュレーテッド・ピーク電流モード
- 広い動作電圧範囲:最大 100V
- 低 Io シャットダウン (10µA 未満)
- 標準または論理レベル MOSFET を駆動
- 堅牢な 3.5A ピーク・ゲート駆動
- フリーランまたは 1MHz への同期動作
- ダイオード・エミュレーション・モード・オプション
- 1.215V~80Vのプログラム可能出力
- 精度 1.5% の基準電圧
- プログラム可能な電流制限 •
- プログラマブル・ソフト・スタート
- プログラム可能なライン低電圧誤動作防止
- 外部バイアス電源への自動切り替え
- HTSSOP-20 露出パッド
- サーマル・シャットダウン
- WEBENCH<sup>®</sup> Power Designer により、LM5116 を使 用するカスタム設計を作成

# 2 アプリケーション

- 車載インフォテインメント
- 産業用 DC-DC モータ・ドライバ •
- 車載用 USB アダプタ
- テレコム・サーバー

# 3 概要

LM5116 は降圧レギュレータ・アプリケーション用に開発さ れた同期整流降圧型コントローラで、高電圧または電圧の

変動幅が大きい入力を対象としています。制御方式は電 流モード制御を基礎とするもので、エミュレートされた電流 ランプを使用して行われます。電流モード制御には、ライ ン・フィード・フォワードと、サイクル単位の電流制限が組み 込まれており、ループ補償が簡単に行えます。エミュレート された制御ランプを使用することで、パルス幅変調回路の ノイズ感受性が減少し、入力電圧の高いアプリケーション で不可欠となる、デューティ・サイクルの非常に微細な制 御を高い信頼性で実行できます。


動作周波数は 50kHz~1MHz の範囲で設定可能です。 LM5116 は適合型デッドタイム制御を用いて、ハイサイドと ローサイドの外付け NMOS パワー・スイッチを駆動しま す。ダイオード・エミュレーション・モードをユーザーが選択 可能で、不連続モードの動作が可能になり、軽負荷状況 で効率が向上します。静止電流を減らすため、シャットダウ ン時はコントローラがディセーブルされ、合計入力電流が 10µA 未満に低下します。

追加機能として、高電圧のバイアス・レギュレータ、外部バ イアスへの自動切り替えによる効率性向上、サーマル・シ ャットダウン、周波数同期、サイクル単位の電流制限、可 変ライン低電圧誤動作防止が搭載されています。このデ バイスは、放熱を助けるために露出したパッドがダイに取り 付けられ、消費可能電力が増大した HTSSOP-20 パッケ ージで供給されます。

新製品 (LM5148 および LM5149) は、BOM コストの削 減、効率の向上、設計サイズの小型化など、多くの特長が あります。

製品情報					
部品番号	パッケージ <sup>(1)</sup>	パッケージ・サイズ <sup>(2)</sup>			
LM5116	PWP (HTSSOP、20)	6.5mm × 6.4mm			

- 供給されているすべてのパッケージについては、セクション 10 を (1) 参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピ (2)ンも含まれます。



代表的なアプリケーション






# **Table of Contents**

1	特長	1
2	アプリケーション	1
3	概要	1
4	Pin Configuration and Functions	3
5	Specifications	5
	5.1 Absolute Maximum Ratings	5
	5.2 ESD Ratings	5
	5.3 Recommended Operating Conditions	5
	5.4 Thermal Information	6
	5.5 Electrical Characteristics	6
	5.6 Switching Characteristics	8
	5.7 Typical Performance Characteristics	9
6	Detailed Description	.13
	6.1 Overview	.13
	6.2 Functional Block Diagram	.13
	6.3 Feature Description	.13

6.4 Device Functional Modes	19
7 Application and Implementation	<mark>21</mark>
7.1 Application Information	
7.2 Typical Application	
7.3 Power Supply Recommendations	
7.4 Layout	
8 Device and Documentation Support	
8.1 Device Support	
8.2ドキュメントの更新通知を受け取る方法	
8.3 サポート・リソース	
8.4 Trademarks	
8.5 静電気放電に関する注意事項	
8.6 用語集	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	37



# **4** Pin Configuration and Functions



# 図 4-1. PWP Package, 20-Pin HTSSOP Top View

### 表 4-1. Pin Functions

PIN			DESCRIPTION		
NAME	NO.		DESCRIPTION		
AGND	6	G	Analog ground. Connect to PGND through the exposed pad ground connection under the LM5116.		
COMP	9	0	Output of the internal error amplifier. The loop compensation network must be connected between this pin and the FB pin.		
CS	12	I	Current sense amplifier input. Connect to the top of the current sense resistor or the drain of the low-sided $MOSFET$ if $R_{DS(ON)}$ current sensing is used.		
CSG	13	G	Irrent sense amplifier input. Connect to the bottom of the sense resistor or the source of e low-side <i>MOSFET</i> if R <sub>DS(ON)</sub> current sensing is used.		
DEMB	11	I	Low-side <i>MOSFET</i> source voltage monitor for diode emulation. For start-up into a pre- biased load, tie this pin to ground at the CSG connection. For fully synchronous operation, use an external series resistor between DEMB and ground to raise the diode emulation threshold above the low-side SW on-voltage.		
EN	4	I	If the EN pin is below 0.5 V, the regulator is in a low-power state, drawing less than 10 $\mu$ A from VIN. EN must be pulled above 3.3 V for normal operation. The maximum EN transition time for proper operation is one switching period.		
FB	8	I	Feedback signal from the regulated output. This pin is connected to the inverting input of th internal error amplifier. The regulation threshold is 1.215 V.		
НВ	18	Р	High-side driver supply for bootstrap gate drive. Connect to the cathode of the bootstrap diode and the positive terminal of the bootstrap capacitor. The bootstrap capacitor supplies current to charge the high-side MOSFET gate and must be placed as close to the controller as possible.		
но	19	0	Connect to the gate of the high-side synchronous <i>MOSFET</i> through a short, low inductance path		
LO	15	0	Connect to the gate of the low-side synchronous <i>MOSFET</i> through a short, low inductance path.		
PGND	14	G	Power ground. Connect to AGND through the exposed pad ground connection under the LM5116		
RAMP	5	I	Ramp control signal. An external capacitor connected between this pin and the AGND pin sets the ramp slope used for current mode control.		
RT/SYNC	3	I	The internal oscillator is set with a single resistor between this pin and the AGND pin. The recommended frequency range is 50 kHz to 1 MHz. The internal oscillator can be synchronized to an external clock by AC coupling a positive edge onto this node.		
SS	7	1	An external capacitor and an internal 10- $\mu$ A current source set the soft start time constant for the rise of the error amp reference. The SS pin is held low during VCC < 4.5 V, UVLO < 1.215 V, EN input low, or thermal shutdown.		
SW	20	0	Switch node. Connect to the negative terminal of the bootstrap capacitor and the source terminal of the high-side <i>MOSFET</i> .		
VIN	1	Р	Chip supply voltage, input voltage monitor, and input to the VCC regulator.		



# 表 4-1. Pin Functions (続き)

PIN		TYPF <sup>(1)</sup>	DESCRIPTION	
NAME	NO.		DESCRIPTION	
UVLO	2	I	If the UVLO pin is below 1.215 V, the regulator is in standby mode (VCC regulator running, switching regulator disabled). If the UVLO pin voltage is above 1.215 V, the regulator is operational. An external voltage divider can set an undervoltage shutdown threshold. There is a fixed 5- $\mu$ A pullup current on this pin when EN is high. UVLO is pulled to ground when a current limit condition exists for 256 clock cycles.	
VCC	16	Р	Locally decouple to PGND using a low ESR/ESL capacitor located as close to the controller as possible.	
vccx	17	Р	Optional input for an externally supplied VCC. If VCCX > 4.5 V, VCCX is internally connected to VCC and the internal VCC regulator is disabled. If VCCX is unused, VCCX must be connected to ground.	
VOUT	10	I	Dutput monitor. Connect directly to the output voltage.	
EP	EP	_	Exposed pad. Solder to ground plane.	

(1) G = Ground, I = Input, O = Output, P = Power



# **5** Specifications

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
VIN to GND	-0.3	100	V
VCC, VCCX, UVLO to GND <sup>(2)</sup>	-0.3	16	V
SW, CS to GND	-3.0	100	V
HB to SW	-0.3	16	V
HO to SW	-0.3	HB + 0.3	V
VOUT to GND	-0.3	100	V
CSG to GND	-1	1	V
LO to GND	-0.3	VCC + 0.3	V
SS to GND	-0.3	7	V
FB to GND	-0.3	7	V
DEMB to GND	-0.3	VCC	V
RT to GND	-0.3	7	V
EN to GND	-0.3	100	V
Junction Temperature		150	°C
Storage Temperature	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) These pins must not exceed VIN.

#### 5.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1) (3)</sup>	±2000	
V <sub>(ESD</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

(3) The human body model is a 100-pF capacitor discharged through a 1.5-k $\Omega$  resistor into each pin. 2-kV rating for all pins except V<sub>IN</sub> which is rated for 1.5 kV.

#### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted) <sup>(2) (1)</sup>

	MIN	MAX	UNIT
VIN	6	100	V
VCC, VCCX	4.75	15	V
HB to SW	4.75	15	V
DEMB to GND	-0.3	2	V
Junction Temperature	-40	125	°C

(1) Recommended Operating Ratings do not imply performance limits. For specified performance limits and associated test conditions, see the *Electrical Characteristics* tables.

(2) RAMP, COMP are output pins. As such these pins are not specified to have an external voltage applied.



# **5.4 Thermal Information**

		LM5116	
	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	UNIT
		20 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	40.6	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	20.9	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	17.7	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.5	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	17.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.7	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

## **5.5 Electrical Characteristics**

Typical limits are for  $T_J = 25^{\circ}$ C only, represent the most likely parametric norm at  $T_J = 25^{\circ}$ C, and are provided for reference purposes only; minimum and maximum limits apply over the junction temperature range of  $-40^{\circ}$ C to  $125^{\circ}$ C. Unless otherwise specified, the following conditions apply: VIN = 48 V, VCC = 7.4 V, VCCX = 0 V, EN = 5 V, R<sub>T</sub> = 16 k\Omega, no load on LO and HO.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN SUPP	LY	I			I	
	V/INLOw excelling a Course set	VCCX = 0 V, VIN = 48 V		5	7	
BIAS	VIN Operating Current	VCCX = 0 V, VIN = 100 V		5.9	8	mA
	VIN Operating Current	VCCX = 5 V, VIN = 48 V		1.2	1.7	
BIASX	VIN Operating Current	VCCX = 5 V, VIN = 100 V		1.6	2.3	mA
		EN = 0 V, VIN = 48 V		1	10	
ISTDBY	VIN Shutdown Current	EN = 0 V, VIN = 100 V		1		μA
VCC REG	JLATOR	I	I		1	
V <sub>CC(REG)</sub>	VCC Regulation		7.1	7.4	7.7	V
	VCC LDO Mode Turnoff			10.6		V
	VCC Regulation	VIN = 6 V	5	5.9	6	V
	VCC Sourcing Current Limit	VCC = 0 V	15	26		mA
	VCCX Switch Threshold	VCCX Rising	4.3	4.5	4.7	V
	VCCX Switch Hysteresis			0.25		V
	VCCX Switch R <sub>DS(ON)</sub>	ICCX = 10 mA		3.8	6.2	Ω
	VCCX Leakage	VCCX = 0 V		-200		nA
	VCCX Pull- down Resistance	VCCX = 3 V		100		kΩ
	VCC Undervoltage Threshold	VCC Rising	4.3	4.5	4.7	V
	VCC Undervoltage Hysteresis			0.2		V
	HB DC Bias Current	HB – SW = 15 V		125	200	μA
EN INPUT					1	
VIL max	EN Input Low Threshold				0.5	V
VIH min	EN Input High Threshold		3.3			V
	EN Input Bias Current	VEN = 3 V	-7.5	-3	1	μA
	EN Input Bias Current	VEN = 0.5 V	-1	0	1	μA
	EN Input Bias Current	VEN = 100 V		20	90	μA



# 5.5 Electrical Characteristics (続き)

Typical limits are for  $T_J = 25^{\circ}$ C only, represent the most likely parametric norm at  $T_J = 25^{\circ}$ C, and are provided for reference purposes only; minimum and maximum limits apply over the junction temperature range of  $-40^{\circ}$ C to 125°C. Unless otherwise specified, the following conditions apply: VIN = 48 V, VCC = 7.4 V, VCCX = 0 V, EN = 5 V, R<sub>T</sub> = 16 k\Omega, no load on LO and HO.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	UVLO Standby Threshold	UVLO Rising	1.170	1.215	1.262	V
	UVLO Threshold Hysteresis			0.1		V
	UVLO Pull-up Current Source	UVLO = 0 V		5.4		μA
	UVLO Pull-down R <sub>DS(ON)</sub>			80	210	Ω
SOFT-STA	RT					
	SS Current Source	SS = 0 V	8	11	14	μA
	SS Diode Emulation Ramp Disable Threshold	SS Rising		3		V
	SS to FB Offset	FB = 1.25 V		160		mV
	SS Output Low Voltage	Sinking 100 µA, UVLO = 0 V		45		mV
ERROR A	MPLIFIER		-			
V <sub>REF</sub>	FB Reference Voltage	Measured at FB pin, FB = COMP	1.195	1.215	1.231	V
	FB Input Bias Current	FB = 2 V		15	500	nA
	COMP Sink/Source Current		3			mA
A <sub>OL</sub>	DC Gain			80		dB
f <sub>BW</sub>	Unity Gain Bandwidth			3		MHz
OSCILLAT	OR				1	
f <sub>SW1</sub>	Frequency 1	RT = 16 kΩ	180	200	220	kHz
f <sub>SW2</sub>	Frequency 2	RT = 5 kΩ	480	535	590	kHz
	RT output voltage		1.191	1.215	1.239	V
	RT sync positive threshold		3	3.5	4	V
CURRENT	LIMIT				1	
V <sub>CS(TH)</sub>	Cycle-by-cycle Sense Voltage Threshold (CSG - CS)	VCCX = 0 V, RAMP = 0 V	94	110	126	mV
V <sub>CS(THX)</sub>	Cycle-by-cycle Sense Voltage Threshold (CSG - CS)	VCCX = 5 V, RAMP = 0 V	105	122	139	mV
	CS Bias Current	CS = 100 V	-1		1 <sup>(1)</sup>	μA
	CS Bias Current	CS = 0 V		90	125	μA
	CSG Bias Current	CSG = 0 V		90	125	μA
RAMP GE	NERATOR					
I <sub>R1</sub>	RAMP Current 1	VIN = 60 V, VOUT = 10 V	235	285	335	μA
I <sub>R2</sub>	RAMP Current 2	VIN = 10 V, VOUT = 10 V	21	28	35	μA
	VOUT Bias Current	VOUT = 36 V		200		μA
	RAMP Output Low Voltage	VIN = 60 V, VOUT = 10 V		265		mV
	IULATION	1				
	SW Zero Cross Threshold			-6		mV
	DEMB Output Current	DEMB = 0 V, SS = 1.25 V	1.6	2.7	3.8	μA
	DEMB Output Current	DEMB = 0 V, SS = 2.8 V	28	38	48	μA
	DEMB Output Current	DEMB = 0 V, SS = Regulated by FB	45	65	85	μA
LO GATE	DRIVER	1 2 2				-
V <sub>OLL</sub>	LO Low-state Output Voltage	I <sub>LO</sub> = 100 mA		0.08	0.17	V

資料に関するフィードバック(ご意見やお問い合わせ)を送信 7



# 5.5 Electrical Characteristics (続き)

Typical limits are for  $T_J = 25^{\circ}$ C only, represent the most likely parametric norm at  $T_J = 25^{\circ}$ C, and are provided for reference purposes only; minimum and maximum limits apply over the junction temperature range of  $-40^{\circ}$ C to 125°C. Unless otherwise specified, the following conditions apply: VIN = 48 V, VCC = 7.4 V, VCCX = 0 V, EN = 5 V, R<sub>T</sub> = 16 k\Omega, no load on LO and HO.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OHL</sub>	LO High-state Output Voltage	$I_{LO}$ = -100 mA, $V_{OHL}$ = $V_{CC} - V_{LO}$		0.25		V
I <sub>OHL</sub>	Peak LO Source Current	V <sub>LO</sub> = 0 V		1.8		А
I <sub>OLL</sub>	Peak LO Sink Current	V <sub>LO</sub> = VCC		3.5		А
HO GATE	DRIVER					
V <sub>OLH</sub>	HO Low-state Output Voltage	I <sub>HO</sub> = 100 mA		0.17	0.27	V
V <sub>OHH</sub>	HO High-state Output Voltage	$I_{HO}$ = -100 mA, $V_{OHH}$ = $V_{HB} - V_{HO}$		0.45		V
I <sub>ОНН</sub>	Peak HO Source Current	V <sub>HO</sub> = 0 V		1		А
I <sub>OLH</sub>	Peak HO Sink Current	V <sub>HO</sub> = VCC		2.2		А
	HB to SW undervoltage			3		V
THERMAL		<u>.</u>			ľ	
T <sub>SD</sub>	Thermal Shutdown	Rising		170		°C
	Thermal Shutdown Hysteresis			15		°C

(1) Specified at  $T_J = 25^{\circ}C$ .


### **5.6 Switching Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
РШМ СО	MPARATORS					
t <sub>HO(OFF)</sub>	Forced HO Off-time		320	450	580	ns
t <sub>ON(min)</sub>	Minimum HO On-time	VIN = 80 V, C <sub>RAMP</sub> = 50 pF		100		ns
CURREN	T LIMIT	· · ·				
	Current Limit Fault Timer	R <sub>T</sub> = 16 kΩ, (200 kHz), (256 clock cycles)		1.28		ms
LO GATE	DRIVER	· · ·				
	LO Rise Time	C-load = 1000 pF		18		ns
	LO Fall Time	C-load = 1000 pF		12		ns
HO GATE	DRIVER				1	
	HO Rise Time	C-load = 1000 pF		19		ns
HO High-side Fall Time		C-load = 1000 pF		13		ns
SWITCHI	NG CHARACTERISTICS					
	LO Fall to HO Rise Delay	C-load = 0		75		ns
	HO Fall to LO Rise Delay	C-load = 0		70		ns




### 5.7 Typical Performance Characteristics






# 5.7 Typical Performance Characteristics (continued)






## 5.7 Typical Performance Characteristics (continued)





# 5.7 Typical Performance Characteristics (continued)






# 6 Detailed Description

## 6.1 Overview

The LM5116 high voltage switching regulator features all of the functions necessary to implement an efficient high voltage buck regulator using a minimum of external components. This easy to use regulator integrates highside and low-side *MOSFET* drivers capable of supplying peak currents of 2 Amps. The regulator control method is based on current mode control using an emulated current ramp. Emulated peak current mode control provides inherent line feed-forward, cycle by cycle current limiting and ease of loop compensation. The use of an emulated control ramp reduces noise sensitivity of the pulse-width modulation circuit, allowing reliable processing of the very small duty cycles necessary in high input voltage applications. The operating frequency is user programmable from 50 kHz to 1 MHz. An oscillator, synchronization pin allows the operating frequency to be set by a single resistor or synchronized to an external clock. Fault protection features include current limiting, thermal shutdown and remote shutdown capability. An undervoltage lockout input allows regulator shutdown when the input voltage is below a user selected threshold, and an enable function puts the regulator into an extremely low current shutdown through the enable input. The HTSSOP-20 package features an exposed pad to aid in thermal dissipation.



### 6.2 Functional Block Diagram

## 6.3 Feature Description

#### 6.3.1 High Voltage Start-Up Regulator


The LM5116 contains a dual mode internal high voltage startup regulator that provides the VCC bias supply for the PWM controller and a boot-strap gate drive for the high-side buck *MOSFET*. The input pin (VIN) can be connected directly to an input voltage source as high as 100 volts. For input voltages below 10.6 V, a low dropout switch connects VCC directly to VIN. In this supply range, VCC is approximately equal to VIN. For VIN voltages greater than 10.6 V, the low dropout switch is disabled and the VCC regulator is enabled to maintain

Copyright © 2023 Texas Instruments Incorporated



VCC at approximately 7.4 V. The wide operating range of 6 V to 100 V is achieved through the use of this dual mode regulator.


Upon power-up, the regulator sources current into the capacitor connected to the VCC pin. When the voltage at the VCC pin exceeds 4.5 V and the UVLO pin is greater than 1.215 V, the output switch is enabled and a soft-start sequence begins. The output switch remains enabled until VCC falls below 4.5 V, EN is pulled low, the UVLO pin falls below 1.215 V, or the die temperature exceeds the thermal limit threshold.



#### 図 6-1. VCCX Bias Supply with Additional Inductor Winding

An output voltage derived bias supply can be applied to the VCCX pin to reduce the IC power dissipation. If the bias supply voltage is greater than 4.5 V, the internal regulator will essentially shut off, reducing the IC power dissipation. The VCC regulator series pass transistor includes a diode between VCC and VIN that must not be forward biased in normal operation. For an output voltage between 5 V and 15 V, VOUT can be connected directly to VCCX. For VOUT < 5 V, a bias winding on the output inductor can be added to VOUT. If the bias winding can supply VCCX greater than VIN, an external blocking diode is required from the input power supply to the VIN pin to prevent VCC from discharging into the input supply.

The output of the VCC regulator is current limited to 15 mA minimum. The VCC current is determined by the *MOSFET* gate charge, switching frequency and quiescent current (see *MOSFETs*). If VCCX is powered by the output voltage or an inductor winding, the VCC current must be evaluated during startup to ensure that it is less than the 15 mA minimum current limit specification. If VCCX is powered by an external regulator derived from VIN, there is no restriction on the VCC current.



☑ 6-2. Input Blocking Diode for VCCX > VIN


In high voltage applications extra care must be taken to ensure the VIN pin does not exceed the absolute maximum voltage rating of 100 V. During line or load transients, voltage ringing on the VIN line that exceeds the *Absolute Maximum Ratings* can damage the IC. Both careful PC board layout and the use of quality bypass capacitors located close to the VIN and GND pins are essential.

#### 6.3.2 Enable

The LM5116 contains an enable function allowing a very low input current shutdown. If the enable pin is pulled below 0.5 V, the regulator enters shutdown, drawing less than 10  $\mu$ A from the VIN pin. Raising the EN input above 3.3 V returns the regulator to normal operation. The maximum EN transition time for proper operation is one switching period. For example, the enable rise time must be less than 4  $\mu$ s for 250-kHz operation.



A 1-M $\Omega$  pullup resistor to VIN can be used to interface with an open collector control signal. At low input voltage the pullup resistor can be reduced to 100 k $\Omega$  to speed up the EN transition time. The EN pin can be tied directly to VIN if this function is not needed. It must not be left floating. If low-power shutdown is not needed, the UVLO pin must be used as an on/off control.



#### 6.3.3 UVLO

An undervoltage lockout pin is provided to disable the regulator without entering shutdown. If the UVLO pin is pulled below 1.215 V, the regulator enters a standby mode of operation with the soft-start capacitor discharged and outputs disabled, but with the VCC regulator running. If the UVLO input is pulled above 1.215 V, the controller will resume normal operation. A voltage divider from input to ground can be used to set a VIN threshold to disable the supply in brown-out conditions or for low input faults. The UVLO pin has a 5-µA internal pull up current that allows this pin to left open if the input undervoltage lockout function is not needed. For applications which require fast on/off cycling, the UVLO pin with an open collector control signal can be used to ensure proper start-up sequencing.

The UVLO pin is also used to implement a "hiccup" current limit. If a current limit fault exists for more than 256 consecutive clock cycles, the UVLO pin will be internally pulled down to 200 mV and then released, and a new SS cycle initiated. A capacitor to ground connected to the UVLO pin will set the timing for hiccup mode current limit. When this feature is used in conjunction with the voltage divider, a diode across the top resistor can be used to discharge the capacitor in the event of an input undervoltage condition. There is a 5-µs filter at the input to the fault comparator. At higher switching frequency (greater than approximately 250 kHz) the hiccup timer can be disabled if the fault capacitor is not used.

#### 6.3.4 Oscillator and Sync Capability

The LM5116 oscillator frequency is set by a single external resistor connected between the RT/SYNC pin and the AGND pin. The resistor must be located very close to the device and connected directly to the pins of the IC (RT/SYNC and AGND). To set a desired oscillator frequency ( $f_{SW}$ ), the necessary value for the resistor can be calculated from the following equation:

$$R_{T} = \frac{T - 450 \text{ ns}}{284 \text{ pF}}$$
(1)

where

•  $T = 1 / f_{SW}$  and  $R_T$  is in ohms

450 ns represents the fixed minimum off time.



The LM5116 oscillator has a maximum programmable frequency that is dependent on the VCC voltage. If VCC is above 6 V, the frequency can be programmed up to 1 MHz. If VCCX is used to bias VCC and VCCX < 6 V, the maximum programmable oscillator frequency is 750 kHz.


The RT/SYNC pin can be used to synchronize the internal oscillator to an external clock. The external clock must be a higher frequency than the free-running frequency set by the RT resistor. The internal oscillator can be synchronized to an external clock by AC coupling a positive edge into the RT/SYNC pin. The voltage at the RT/SYNC pin is nominally 1.215 V and must exceed 4 V to trip the internal synchronization pulse detection. TI recommends a 5-V amplitude signal and 100-pF coupling capacitor. The free-running frequency must be set nominally 15% below the external clock. Synchronizing above twice the free-running frequency can result in abnormal behavior of the pulse width modulator.

#### 6.3.5 Error Amplifier and PWM Comparator

The internal high-gain error amplifier generates an error signal proportional to the difference between the regulated output voltage and an internal precision reference (1.215 V). The output of the error amplifier is connected to the COMP pin allowing the user to provide loop compensation components, generally a type II network. This network creates a pole at very low frequency, a mid-band zero, and a noise reducing high frequency pole. The PWM comparator compares the emulated current sense signal from the RAMP generator to the error amplifier output voltage at the COMP pin.

#### 6.3.6 Ramp Generator

The ramp signal used in the pulse width modulator for current mode control is typically derived directly from the buck switch current. This switch current corresponds to the positive slope portion of the inductor current. Using this signal for the PWM ramp simplifies the control loop transfer function to a single pole response and provides inherent input voltage feed-forward compensation. The disadvantage of using the buck switch current signal for PWM control is the large leading edge spike due to circuit parasitics that must be filtered or blanked. Also, the current measurement can introduce significant propagation delays. The filtering, blanking time and propagation delay limit the minimal achievable pulse width. In applications where the input voltage can be relatively large in comparison to the output voltage, controlling small pulse widths and duty cycles is necessary for regulation. The LM5116 uses a unique ramp generator which does not actually measure the buck switch current but rather reconstructs the signal. Representing or emulating the inductor current provides a ramp signal to the PWM comparator that is free of leading edge spikes and measurement or filtering delays. The current reconstruction is comprised of two elements, a sample-and-hold DC level and an emulated current ramp.



## 図 6-5. Composition of Current Sense Signal

The sample-and-hold DC level is derived from a measurement of the recirculating current through either the lowside *MOSFET* or current sense resistor. The voltage level across the *MOSFET* or sense resistor is sampled and held just prior to the onset of the next conduction interval of the buck switch. The current sensing and sampleand-hold provide the DC level of the reconstructed current signal. The positive slope inductor current ramp is emulated by an external capacitor connected from the RAMP pin to the AGND and an internal voltage controlled current source. The ramp current source that emulates the inductor current is a function of the VIN and VOUT voltages per the following equation:  $I_R = 5 \ \mu A/V \times (VIN - VOUT) + 25 \ \mu A$ 

Proper selection of the RAMP capacitor ( $C_{RAMP}$ ) depends upon the value of the output inductor (L) and the current sense resistor ( $R_S$ ). For proper current emulation, the DC sample and hold value and the ramp amplitude must have the same dependence on the load current. That is:

$$R_{S} \times A = \frac{g_{m} \times L}{C_{RAMP}}, \text{ so}$$
$$C_{RAMP} = \frac{g_{m} \times L}{A \times R_{S}}$$

(3)

(2)

where

- $g_m$  is the ramp generator transconductance (5  $\mu$ A/V)
- A is the current sense amplifier gain (10 V/V)

The ramp capacitor must be located very close to the device and connected directly to the pins of the IC (RAMP and AGND).

The difference between the average inductor current and the DC value of the sampled inductor current can cause instability for certain operating conditions. This instability is known as sub-harmonic oscillation, which occurs when the inductor ripple current does not return to its initial value by the start of next switching cycle. Sub-harmonic oscillation is normally characterized by observing alternating wide and narrow pulses at the switch node. Adding a fixed slope voltage ramp (slope compensation) to the current sense signal prevents this oscillation. The 25  $\mu$ A of offset current provided from the emulated current source adds the optimal slope compensation to the ramp signal for a 5-V output. For higher output voltages, additional slope compensation can be required. In these applications, a resistor is added between RAMP and VCC to increase the ramp slope compensation.




図 6-6. R<sub>DS(ON)</sub> Current Sensing without Diode Emulation

The DC current sample is obtained using the CS and CSG pins connected to either a source sense resistor ( $R_S$ ) or the  $R_{DS(ON)}$  of the low-side *MOSFET*. For  $R_{DS(ON)}$  sensing,  $R_S = R_{DS(ON)}$  of the low-side *MOSFET*. In this case it is sometimes helpful to adjust the current sense amplifier gain (A) to a lower value in order to obtain the desired current limit. Adding external resistors  $R_G$  in series with CS and CSG, the current sense amplifier gain A becomes:

$$A \approx \frac{10k}{1k + R_G}$$
(4)


#### 6.3.7 Current Limit

The LM5116 contains a current limit monitoring scheme to protect the circuit from possible over-current conditions. When set correctly, the emulated current sense signal is proportional to the buck switch current with a scale factor determined by the current limit sense resistor. The emulated ramp signal is applied to the current limit comparator. If the emulated ramp signal exceeds 1.6 V, the current cycle is terminated (cycle-by-cycle current limiting). Because the ramp amplitude is proportional to  $V_{IN}$  -  $V_{OUT}$ , if  $V_{OUT}$  is shorted, there is an

Copyright © 2023 Texas Instruments Incorporated



immediate reduction in duty cycle. To further protect the external switches during prolonged current limit conditions, an internal counter counts clock pulses when in current limit. When the counter detects 256 consecutive clock cycles, the regulator enters a low power dissipation hiccup mode of current limit. The regulator is shut down by momentarily pulling UVLO low, and the soft-start capacitor discharged. The regulator is restarted with a full soft-start cycle after UVLO charges back to 1.215 V. This process is repeated until the fault is removed. The hiccup off-time can be controlled by a capacitor to ground on the UVLO pin. In applications with low output inductance and high input voltage, the switch current can overshoot due to the propagation delay of the current limit comparator. If an overshoot must occur, the sample-and-hold circuit will detect the excess recirculating current. If the sample-and-hold DC level exceeds the internal current limit threshold, the buck switch will be disabled and skip pulses until the current has decayed below the current limit threshold. This approach prevents current runaway conditions due to propagation delays or inductor saturation because the inductor current is forced to decay following any current overshoot.



🛛 6-7. Current Limit and Ramp Circuit

Using a current sense resistor in the source of the low-side *MOSFET* provides superior current limit accuracy compared to  $R_{DS(ON)}$  sensing.  $R_{DS(ON)}$  sensing is far less accurate due to the large variation of *MOSFET*  $R_{DS(ON)}$  with temperature and part-to-part variation. The CS and CSG pins must be Kelvin connected to the current sense resistor or *MOSFET* drain and source.

The peak current which triggers the current limit comparator is:

$$I_{PEAK} = \frac{1.1V - \frac{25 \,\mu A \,x \,t_{ON}}{C_{RAMP}}}{A \,x \,R_{S}} \approx \frac{1.1V}{A \,x \,R_{S}}$$
(5)

where

• t<sub>ON</sub> is the on-time of the high-side *MOSFET* 

The 1.1-V threshold is the difference between the 1.6-V reference at the current limit comparator and the 0.5-V offset at the current sense amplifier. This offset at the current sense amplifier allows the inductor ripple current to go negative by 0.5 V / (A  $\times$  R<sub>S</sub>) when running full synchronous operation.

Current limit hysteresis prevents chatter around the threshold when VCCX is powered from VOUT. When 4.5 V < VCC < 5.8 V, the 1.6-V reference is increased to 1.72 V. The peak current which triggers the current limit comparator becomes:

$$I_{PEAK} = \frac{1.22V - \frac{25 \,\mu A \,x \,t_{ON}}{C_{RAMP}}}{A \,x \,R_S} \approx \frac{1.22V}{A \,x \,R_S}$$

This has the effect of a 10% fold-back of the peak current during a short circuit when VCCX is powered from a 5-V output.

(6)



## 6.3.8 HO Output

The LM5116 contains a high current, high-side driver and associated high voltage level shift. This gate driver circuit works in conjunction with an external diode and bootstrap capacitor. TI recommends a 1- $\mu$ F ceramic capacitor, connected with short traces between the HB pin and SW pin. During the off-time of the high-side *MOSFET*, the SW pin voltage is approximately –0.5 V and the bootstrap capacitor charges from VCC through the external bootstrap diode. When operating with a high PWM duty cycle, the buck switch is forced off each cycle for 450 ns to ensure that the bootstrap capacitor is recharged.

The LO and HO outputs are controlled with an adaptive deadtime methodology which insures that both outputs are never enabled at the same time. When the controller commands HO to be enabled, the adaptive block first disables LO and waits for the LO voltage to drop below approximately 25% of VCC. HO is then enabled after a small delay. Similarly, when HO turns off, LO waits until the SW voltage has fallen to ½ of VCC. LO is then enabled after a small delay. In the event that SW does not fall within approximately 150 ns, LO is asserted high. This methodology insures adequate dead-time for appropriately sized *MOSFETs*.

In some applications it can be desirable to slow down the high-side *MOSFET* turn-on time in order to control switching spikes. This can be accomplished by adding a resistor is series with the HO output to the high-side gate. Values greater than 10  $\Omega$  must be avoided so as not to interfere with the adaptive gate drive. Use of an HB resistor for this function must be carefully evaluated so as not cause potentially harmful negative voltage to the high-side driver, and is generally limited to 2.2- $\Omega$  maximum.


#### 6.3.9 Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event the maximum junction temperature is exceeded. When activated, typically at 170°C, the controller is forced into a low power reset state, disabling the output driver and the bias regulator. This is designed to prevent catastrophic failures from accidental device overheating.

#### 6.4 Device Functional Modes

#### 6.4.1 Soft-Start and Diode Emulation

The soft-start feature allows the regulator to gradually reach the initial steady state operating point, thus reducing start-up stresses and surges. The LM5116 will regulate the FB pin to the SS pin voltage or the internal 1.215-V reference, whichever is lower. At the beginning of the soft-start sequence when SS = 0 V, the internal 10- $\mu$ A soft-start current source gradually increases the voltage of an external soft-start capacitor (C<sub>SS</sub>) connected to the SS pin resulting in a gradual rise of FB and the output voltage.



**3 6-8. Diode Emulation Control** 

During this initial charging of  $C_{SS}$  to the internal reference voltage, the LM5116 will force diode emulation. That is, the low-side *MOSFET* will turn off for the remainder of a cycle if the sensed inductor current becomes negative. The inductor current is sensed by monitoring the voltage between SW and DEMB. As the SS capacitor continues to charge beyond 1.215 V to 3 V, the DEMB bias current will increase from 0  $\mu$ A up to 40  $\mu$ A. With the use of an external DEMB resistor (R<sub>DEMB</sub>), the current sense threshold for diode emulation will increase resulting in the gradual transition to synchronous operation. Forcing diode emulation during soft-start allows the LM5116



to start up into a pre-biased output without unnecessarily discharging the output capacitor. Full synchronous operation is obtained if the DEMB pin is always biased to a higher potential than the SW pin when LO is high.  $R_{DEMB} = 10 \text{ k}\Omega$  will bias the DEMB pin to 0.45V minimum, which is adequate for most applications. The DEMB bias potential must always be kept below 2V. At very light loads with larger values of output inductance and *MOSFET* capacitance, the switch voltage can fall slowly. If the SW voltage does not fall below the DEMB threshold before the end of the HO fall to LO rise dead-time, switching will default to diode emulation mode. When  $R_{DEMB} = 0 \Omega$ , the LM5116 will always run in diode emulation.

After SS charges to 3 V the SS latch is set, increasing the DEMB bias current to 65  $\mu$ A. An amplifier is enabled that regulates SS to 160 mV above the FB voltage. This feature can prevent overshoot of the output voltage in the event the output voltage momentarily dips out of regulation. When a fault is detected (VCC undervoltage, UVLO pin < 1.215, or EN = 0 V) the soft-start capacitor is discharged. After the fault condition is no longer present, a new soft-start sequence begins.



# 7 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

# 7.1 Application Information

The LM5116 device is a step-down DC-DC controller. The device is typically used to convert a higher DC-DC voltage to a lower DC voltage. Use the following design procedure to select component values. Alternately, use the WEBENCH® software to generate a complete design. The WEBENCH software uses an iterative design procedure and assesses a comprehensive database of components when generating a design.

## 7.2 Typical Application




図 7-1. 5-V 7-A Typical Application Schematic

#### 7.2.1 Design Requirements

The procedure for calculating the external components is illustrated with the following design example. The Bill of Materials for this design is listed in  $\cancel{R}$  7-1. The circuit shown in  $\boxed{2}$  7-1 is configured for the following specifications:

- Output voltage = 5 V
- Input voltage = 7 V to 60 V
- Maximum load current = 7 A
- Switching frequency = 250 kHz

Simplified equations are used as a general guideline for the design method. See *Comprehensive Equations*.



表 7-1. Bill of Materials for 7-V – 60-V Input, 5-V 7-A Output, 250 kHz											
ID	Part Number	Туре	Size	Parameters	Qty	Vendor					
C1, C2, C14	C2012X7R1E105K	Capacitor, Ceramic	0805	1 µF, 25 V, X7R	3	TDK					
C3	VJ0603Y103KXAAT	Capacitor, Ceramic	0603	0.01 µF, 50 V, X7R	1	Vishay					
C4	VJ0603A271JXAAT	Capacitor, Ceramic	0603	270 pF, 50 V, COG, 5%	1	Vishay					
C5, C15	VJ0603Y101KXATW1BC	Capacitor, Ceramic	0603	100 pF, 50 V, X7R	2	Vishay					
C6	VJ0603Y332KXXAT	Capacitor, Ceramic	0603	3300 pF, 25 V, X7R	1	Vishay					
C7		Capacitor, Ceramic	0603	Not ssed	0						
C8, C9, C10, C11	C4532X7R2A225M	Capacitor, Ceramic	1812	2.2 µF, 100 V X7R	4	TDK					
C12	C3225X7R2A105M	Capacitor, Ceramic	1210	1 µF, 100 V X7R	1	TDK					
C13	C2012X7R2A104M	Capacitor, Ceramic	0805	0.1 µF, 100 V X7R	1	TDK					
C16, C17, C18, C19, C20	C4532X6S0J107M	Capacitor, Ceramic	1812	100 µF, 6.3 V, X6S, 105°C	5	TDK					
C21, C22		Capacitor, Tantalum	D Case	Not used	0						
C23		Capacitor, Ceramic	0805	Not used	0						
D1	CMPD2003	Diode, Switching	SOT-23	200 mA, 200 V	1	Central Semi					
D2	CMPD2003	Diode, Switching	SOT-23	Not used	0	Central Semi					
JMP1		Connector, Jumper		2 pin sq. post	1						
L1	HC2LP-6R0	Inductor		6 µH, 16.5 A	1	Cooper					
P1-P4	1514-2	Turret Terminal	.090" dia.		4	Keystone					
TP1-TP5	5012	Test Point	.040" dia.		5	Keystone					
Q1, Q2	Si7850DP	N-CH MOSFET	SO-8 Power PAK	10.3 A, 60 V	2	Vishay Siliconix					
R1	CRCW06031023F	Resistor	0603	102 kΩ, 1%	1	Vishay					
R2	CRCW06032102F	Resistor	0603	21.0 kΩ, 1%	1	Vishay					
R3	CRCW06033741F	Resistor	0603	3.74 kΩ, 1%	1	Vishay					
R4	CRCW06031211F	Resistor	0603	1.21 kΩ, 1%	1	Vishay					
R5		Resistor	0603	Not used	0						
R6, R7	CRCW06030R0J	Resistor	0603	0 Ω	2	Vishay					
R8	CRCW0603103J	Resistor	0603	10 kΩ, 5%	1	Vishay					
R9	CRCW06031242F	Resistor	0603	12.4 kΩ, 1%	1	Vishay					
R10	CRCW0603183J	Resistor	0603	18 kΩ, 5%	1	Vishay					
R11	LRC-LRF2010-01-R010- F	Resistor	2010	0.010 Ω, 1%	1	IRC					
R12		Resistor	0603	Not used	0						
R13	CRCW0603105J	Resistor	0603	1 MΩ, 5%	1	Vishay					
R14		Resistor	1206	Not used	0						
U1	LM5116MHX	Synchronous Buck Controller	HTSSOP-20		1	TI					

## 7.2.2 Detailed Design Procedure

## 7.2.2.1 Custom Design with WEBENCH® Tools

Click here to create a custom design using the WEBENCH Power Designer.

- 1. Start by entering your  $V_{IN}$ ,  $V_{OUT}$  and  $I_{OUT}$  requirements.
- 2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.



- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
  - Run electrical simulations to see important waveforms and circuit performance,
  - Run thermal simulations to understand the thermal performance of your board,
  - Export your customized schematic and layout into popular CAD formats,
  - Print PDF reports for the design, and share your design with colleagues.

Get more information about WEBENCH tools at www.ti.com/webench.

#### 7.2.2.2 Timing Resistor

 $R_T$  sets the oscillator switching frequency. Generally, higher frequency applications are smaller but have higher losses. Operation at 250 kHz was selected for this example as a reasonable compromise for both small size and high efficiency. The value of  $R_T$  for 250 kHz switching frequency can be calculated as follows:


$$R_{T} = \frac{\frac{1}{250 \text{ kHz}} - 450 \text{ ns}}{284 \text{ pF}} = 12.5 \text{ k}\Omega$$

(7)

The nearest standard value of 12.4 k $\Omega$  was chosen for R<sub>T</sub>.

#### 7.2.2.3 Output Inductor

The inductor value is determined based on the operating frequency, load current, ripple current and the input and output voltages.



#### 図 7-2. Inductor Current

Knowing the switching frequency ( $f_{SW}$ ), maximum ripple current ( $I_{PP}$ ), maximum input voltage ( $V_{IN(MAX)}$ ) and the nominal output voltage ( $V_{OUT}$ ), the inductor value can be calculated:

$$L = \frac{V_{OUT}}{I_{PP} x f_{SW}} x \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right)$$
(8)

The maximum ripple current occurs at the maximum input voltage. Typically, I<sub>PP</sub> is 20% to 40% of the full load current. When running diode emulation mode, the maximum ripple current must be less than twice the minimum load current. For full synchronous operation, higher ripple current is acceptable. Higher ripple current allows for a smaller inductor size, but places more of a burden on the output capacitor to smooth the ripple current for low output ripple voltage. For this example, 40% ripple current was chosen for a smaller sized inductor.

$$L = \frac{5V}{0.4 \times 7A \times 250 \text{kHz}} \times \left(1 - \frac{5V}{60V}\right) = 6.5 \,\mu\text{H}$$
(9)

The nearest standard value of 6  $\mu$ H will be used. The inductor must be rated for the peak current to prevent saturation. During normal operation, the peak current occurs at maximum load current plus maximum ripple. During overload conditions with properly scaled component values, the peak current is limited to V<sub>CS(TH)</sub> / R<sub>S</sub>



(See  $\forall 2 \neq 2 \neq 2$ ). At the maximum input voltage with a shorted output, the valley current must fall below  $V_{CS(TH)} / R_S$  before the high-side *MOSFET* is allowed to turn on. The peak current in steady state will increase to  $V_{IN(MAX)} \times t_{ON(min)} / L$  above this level. The chosen inductor must be evaluated for this condition, especially at elevated temperature where the saturation current rating can drop significantly.

#### 7.2.2.4 Current Sense Resistor

The current limit is set by the current sense resistor value (R<sub>S</sub>).

$$I_{LIM} = \frac{V_{CS(TH)}}{R_S}$$
(10)

For a 5V output, the maximum current sense signal occurs at the minimum input voltage, so  $R_S$  is calculated from:

$$R_{S} \leq \frac{V_{CS(TH)}}{I_{O} + \frac{V_{OUT}}{2 x L x f_{SW}} x \left(1 + \frac{V_{OUT}}{V_{IN(MIN)}}\right)}$$
(11)

For this example VCCX = 0 V, so  $V_{CS(TH)}$  = 0.11 V. The current sense resistor is calculated as:

$$R_{S} \leq \frac{0.11V}{7A + \frac{5V}{2 \times 6 \ \mu H \times 250 \ \text{kHz}} \times \left(1 + \frac{5V}{7V}\right)} \leq 0.011\Omega$$
(12)

The next lowest standard value of 10 m $\Omega$  was chosen for R<sub>S</sub>.

#### 7.2.2.5 Ramp Capacitor

With the inductor and sense resistor value selected, the value of the ramp capacitor ( $C_{RAMP}$ ) necessary for the emulation ramp circuit is:

$$C_{RAMP} \approx \frac{g_m \, x \, L}{A \, x \, R_s} \tag{13}$$

where

- L is the value of the output inductor in Henrys
- g<sub>m</sub> is the ramp generator transconductance (5 μA/V)
- A is the current sense amplifier gain (10 V/V)

For the 5-V output design example, the ramp capacitor is calculated as:

$$C_{\text{RAMP}} = \frac{5 \,\mu\text{A/V} \times 6 \,\mu\text{H}}{10 \,\text{V/V} \times 10 \,\text{m}\Omega} = 300 \,\text{pF}$$
(14)

The next lowest standard value of 270 pF was selected for C<sub>RAMP</sub>. TI recommends a COG-type capacitor with 5% or better tolerance.

#### 7.2.2.6 Output Capacitors

The output capacitors smooth the inductor ripple current and provide a source of charge for transient loading conditions. For this design example, five 100- $\mu$ F ceramic capacitors where selected. Ceramic capacitors provide very low equivalent series resistance (ESR), but can exhibit a significant reduction in capacitance with DC bias. From the manufacturer's data, the ESR at 250 kHz is 2 m $\Omega$  / 5 = 0.4 m $\Omega$ , with a 36% reduction in capacitance at 5 V. This is verified by measuring the output ripple voltage and frequency response of the circuit. The fundamental component of the output ripple voltage is calculated as:

$$\Delta V_{OUT} = I_{PP} \times \sqrt{ESR^2 + \left(\frac{1}{8 \times f_{SW} \times C_{OUT}}\right)^2}$$

With typical values for the 5-V design example:

$$\Delta V_{OUT} = 3A \times \sqrt{0.4 \text{ m}\Omega^2 + \left(\frac{1}{8 \times 250 \text{ kHz} \times 320 \,\mu\text{F}}\right)^2}$$
$$\Delta V_{OUT} = 4.8 \text{ mV}$$

#### 7.2.2.7 Input Capacitors

The regulator supply voltage has a large source impedance at the switching frequency. Good quality input capacitors are necessary to limit the ripple voltage at the VIN pin while supplying most of the switch current during the on-time. When the buck switch turns on, the current into the switch steps to the valley of the inductor current waveform, ramps up to the peak value, and then drops to zero at turnoff. The input capacitors must be selected for RMS current rating and minimum ripple voltage. A good approximation for the required ripple current rating is  $I_{RMS} > I_{OUT} / 2$ .

Quality ceramic capacitors with a low ESR were selected for the input filter. To allow for capacitor tolerances and voltage rating, four  $2.2-\mu$ F, 100-V ceramic capacitors were used for the typical application circuit. With ceramic capacitors, the input ripple voltage will be triangular and peak at 50% duty cycle. Taking into account the capacitance change with DC bias, the input ripple voltage is approximated as:

$$\Delta V_{IN} = \frac{I_{OUT}}{4 \times f_{SW} \times C_{IN}} = \frac{7A}{4 \times 250 \text{ kHz} \times 7 \mu \text{F}} = 1 \text{V}$$
(17)

When the converter is connected to an input power source, a resonant circuit is formed by the line impedance and the input capacitors. If step input voltage transients are expected near the maximum rating of the LM5116, a careful evaluation of the ringing and possible overshoot at the device VIN pin must be completed. To minimize overshoot make  $C_{IN} > 10 \times L_{IN}$ . The characteristic source impedance and resonant frequency are:

$$Z_{\rm S} = \sqrt{\frac{L_{\rm IN}}{C_{\rm IN}}} \qquad f_{\rm S} = \frac{1}{2\pi \sqrt{L_{\rm IN} \times C_{\rm IN}}}$$
(18)

The converter exhibits a negative input impedance which is lowest at the minimum input voltage:

$$Z_{\rm IN} = -\frac{V_{\rm IN}^2}{P_{\rm OUT}}$$
(19)

The damping factor for the input filter is given by:

$$\delta = \frac{1}{2} \left( \frac{R_{IN} + ESR}{Z_S} + \frac{Z_S}{Z_{IN}} \right)$$
(20)

where

- R<sub>IN</sub> is the input wiring resistance
- ESR is the series resistance of the input capacitors

The term  $Z_S\,/\,Z_{IN}$  will always be negative due to  $Z_{IN}.$ 

When  $\delta$  = 1, the input filter is critically damped. This can be difficult to achieve with practical component values. With  $\delta$  < 0.2, the input filter will exhibit significant ringing. If  $\delta$  is zero or negative, there is not enough resistance

(20)

(16)

(15)



in the circuit and the input filter will sustain an oscillation. When operating near the minimum input voltage, an aluminum electrolytic capacitor across  $C_{IN}$  can be needed to damp the input for a typical bench test setup. Any parallel capacitor must be evaluated for its RMS current rating. The current will split between the ceramic and aluminum capacitors based on the relative impedance at the switching frequency.

#### 7.2.2.8 VCC Capacitor

The primary purpose of the VCC capacitor ( $C_{VCC}$ ) is to supply the peak transient currents of the LO driver and bootstrap diode (D1) as well as provide stability for the VCC regulator. These current peaks can be several amperes. The recommended value of  $C_{VCC}$  must be no smaller than 0.47 µF, and must be a good quality, low ESR, ceramic capacitor located at the pins of the IC to minimize potentially damaging voltage transients caused by trace inductance. A value of 1 µF was selected for this design.

#### 7.2.2.9 Bootstrap Capacitor

The bootstrap capacitor (C<sub>HB</sub>) between the HB and SW pins supplies the gate current to charge the high-side *MOSFET* gate at each cycle turn-on as well as supplying the recovery charge for the bootstrap diode (D1). These current peaks can be several amperes. The recommended value of the bootstrap capacitor is at least 0.1  $\mu$ F, and must be a good quality, low ESR, ceramic capacitor located at the pins of the IC to minimize potentially damaging voltage transients caused by trace inductance. The absolute minimum value for the bootstrap capacitor is calculated as:

$$C_{HB} \ge \frac{Q_g}{\Delta V_{HB}}$$
(21)

where

- Q<sub>g</sub> is the high-side *MOSFET* gate charge
- $\Delta V_{HB}$  is the tolerable voltage droop on C<sub>HB</sub>

 $C_{HB}$  is typically less than 5% of VCC. A value of 1  $\mu$ F was selected for this design.

#### 7.2.2.10 Soft Start Capacitor

The capacitor at the SS pin ( $C_{SS}$ ) determines the soft-start time, which is the time for the reference voltage and the output voltage to reach the final regulated value. The soft-start time  $t_{SS}$  must be substantially longer than the time required to charge  $C_{OUT}$  to  $V_{OUT}$  at the maximum output current. To meet this requirement:

$$t_{SS} > V_{OUT} \times C_{OUT} / (I_{CURRENT LIMIT} - I_{OUT})$$
(22)

The value of  $C_{SS}$  for a given time is determined from:

$$C_{SS} = \frac{t_{SS} \times 10 \ \mu A}{1.215 V}$$
(23)

For this application, a value of 0.01  $\mu$ F was chosen for a soft-start time of 1.2 ms.

#### 7.2.2.11 Output Voltage Divider

 $R_{FB1}$  and  $R_{FB2}$  set the output voltage level, the ratio of these resistors is calculated from:

$$\frac{R_{FB2}}{R_{FB1}} = \frac{V_{OUT}}{1.215V} - 1$$
(24)

 $R_{FB1}$  is typically 1.21 k $\Omega$  for a divider current of 1 mA. The divider current can be reduced to 100  $\mu$ A with  $R_{FB1}$ =12.1 k $\Omega$ . For the 5V output design example used here,  $R_{FB1}$  = 1.21 k $\Omega$  and  $R_{FB2}$  = 3.74 k $\Omega$ .



## 7.2.2.12 UVLO Divider

A voltage divider and filter can be connected to the UVLO pin to set a minimum operating voltage  $V_{IN(MIN)}$  for the regulator. If this feature is required, the following procedure can be used to determine appropriate resistor values for  $R_{UV2}$ ,  $R_{UV1}$  and  $C_{FT}$ .

- R<sub>UV2</sub> must be large enough such that in the event of a current limit, the internal UVLO switch can pull UVLO < 200 mV. This can be accomplished if: R<sub>UV2</sub> > 500 × V<sub>IN(MAX)</sub> Where V<sub>IN(MAX)</sub> is the maximum input voltage and R<sub>UV2</sub> is in ohms.
- 2. With an appropriate value for  $R_{UV2}$ ,  $R_{UV1}$  can be selected using the following equation:

$$R_{UV1} = 1.215 x \left( \frac{R_{UV2}}{V_{IN(MIN)} + (5 \ \mu A \ x \ R_{UV2}) - 1.215} \right)$$

Where  $V_{IN(MIN)}$  is the desired shutdown voltage.

 Capacitor C<sub>FT</sub> provides filtering for the divider and determines the off-time of the "hiccup" duty cycle during current limit. When C<sub>FT</sub> is used in conjunction with the voltage divider, a diode across the top resistor must be used to discharge C<sub>FT</sub> in the event of an input undervoltage condition.

$$t_{OFF} = -\left(\frac{R_{UV1} \times R_{UV2}}{R_{UV1} + R_{UV2}}\right) \times C_{FT} \times \ln\left(1 - \frac{1.215 \times (R_{UV1} + R_{UV2})}{V_{IN} \times R_{UV1}}\right)$$

If undervoltage shutdown is not required, R<sub>UV1</sub> and R<sub>UV2</sub> can be eliminated and the off-time becomes:

$$t_{OFF} = C_{FT} \times \frac{1.215V}{5 \,\mu A}$$
 (25)

The voltage at the UVLO pin must never exceed 16 V when using an external set-point divider. It can be necessary to clamp the UVLO pin at high input voltages. For the design example,  $R_{UV2} = 102 \text{ k}\Omega$  and  $R_{UV1} = 21 \text{ k}\Omega$  for a shut-down voltage of 6.6 V. If sustained short circuit protection is required,  $C_{FT} \ge 1 \mu F$  will limit the short circuit power dissipation. D2 can be installed when using  $C_{FT}$  with  $R_{UV1}$  and  $R_{UV2}$ .

#### 7.2.2.13 MOSFETs

Selection of the power *MOSFETs* is governed by the same tradeoffs as switching frequency. Breaking down the losses in the high-side and low-side *MOSFETs* is one way to determine relative efficiencies between different devices. When using discrete SO-8 *MOSFETs* the LM5116 is most efficient for output currents of 2A to 10A. Losses in the power *MOSFETs* can be broken down into conduction loss, gate charging loss, and switching loss. Conduction, or I<sup>2</sup>R loss P<sub>DC</sub>, is approximately:

$$P_{DC(HO-MOSFET)} = D x (I_0^2 x R_{DS(ON)} x 1.3)$$
(26)

$$P_{DC(LO-MOSFET)} = (1 - D) \times (I_O^2 \times R_{DS(ON)} \times 1.3)$$
(27)

Where D is the duty cycle. The factor 1.3 accounts for the increase in *MOSFET* on-resistance due to heating. Alternatively, the factor of 1.3 can be ignored and the on-resistance of the *MOSFET* can be estimated using the  $R_{DS(ON)}$  vs Temperature curves in the *MOSFET* datasheet. Gate charging loss,  $P_{GC}$ , results from the current driving the gate capacitance of the power *MOSFETs* and is approximated as:

$$P_{GC} = n \times VCC \times Q_{d} \times f_{SW}$$
(28)

 $Q_g$  refer to the total gate charge of an individual *MOSFET*, and 'n' is the number of *MOSFETs*. If different types of *MOSFETs* are used, the 'n' term can be ignored and their gate charges summed to form a cumulative  $Q_g$ . Gate charge loss differs from conduction and switching losses in that the actual dissipation occurs in the LM5116 and not in the *MOSFET* itself. Further loss in the LM5116 is incurred as the gate driving current is supplied by the internal linear regulator. The gate drive current supplied by the VCC regulator is calculated as:

$$I_{GC} = (Q_{gh} + Q_{gl}) \times f_{SW}$$

where

Copyright © 2023 Texas Instruments Incorporated

(29)



(30)

#### • Q<sub>ah</sub> + Q<sub>al</sub> represent the gate charge of the HO and LO *MOSFETs* at VGS = VCC

To ensure start-up,  $I_{GC}$  must be less than the VCC current limit rating of 15 mA minimum when powered by the internal 7.4-V regulator. Failure to observe this rating can result in excessive *MOSFET* heating and potential damage. The  $I_{GC}$  run current can exceed 15 mA when VCC is powered by VCCX.

 $P_{SW} = 0.5 \text{ x } V_{IN} \text{ x } I_{O} \text{ x } (t_{R} + t_{F}) \text{ x } f_{SW}$ 

where

•  $t_R$  and  $t_F$  are the rise and fall times of the *MOSFET* 

Switching loss is calculated for the high-side *MOSFET* only. Switching loss in the low-side *MOSFET* is negligible because the body diode of the low-side *MOSFET* turns on before the *MOSFET* itself, minimizing the voltage from drain to source before turnon. For this example, the maximum drain-to-source voltage applied to either *MOSFET* is 60 V. VCC provides the drive voltage at the gate of the *MOSFETs*. The selected *MOSFETs* must be able to withstand 60 V plus any ringing from drain to source, and be able to handle at least VCC plus ringing from gate to source. A good choice of *MOSFET* for the 60-V input design example is the Si7850DP. It has an  $R_{DS(ON)}$  of 20 m $\Omega$ , total gate charge of 14 nC, and rise and fall times of 10 ns and 12 ns, respectively. In applications where a high step-down ratio is maintained for normal operation, efficiency can be optimized by choosing a high-side *MOSFET* with lower  $Q_g$ , and low-side *MOSFET* with lower  $R_{DS(ON)}$ .

For higher voltage *MOSFETs* which are not true logic level, it is important to use the UVLO feature. Choose a minimum operating voltage which is high enough for VCC and the bootstrap (HB) supply to fully enhance the *MOSFET* gates. This will prevent operation in the linear region during power-on or power-off which can result in *MOSFET* failure. Similar consideration must be made when powering VCCX from the output voltage. For the high-side MOSFET, the gate threshold must be considered and careful evaluation made if the gate threshold voltage exceeds the HO driver UVLO.

#### 7.2.2.14 MOSFET Snubber

A resistor-capacitor snubber network across the low-side *MOSFET* reduces ringing and spikes at the switching node. Excessive ringing and spikes can cause erratic operation and couple spikes and noise to the output. Selecting the values for the snubber is best accomplished through empirical methods. First, make sure the lead lengths for the snubber connections are very short. Start with a resistor value between 5  $\Omega$  and 50  $\Omega$ . Increasing the value of the snubber capacitor results in more damping, but higher snubber losses. Select a minimum value for the snubber capacitor that provides adequate damping of the spikes on the switch waveform at high load.

#### 7.2.2.15 Error Amplifier Compensation

 $R_{COMP}$ ,  $C_{COMP}$  and  $C_{HF}$  configure the error amplifier gain characteristics to accomplish a stable voltage loop gain. One advantage of current mode control is the ability to close the loop with only two feedback components,  $R_{COMP}$  and  $C_{COMP}$ . The voltage loop gain is the product of the modulator gain and the error amplifier gain. For the 5-V output design example, the modulator is treated as an ideal voltage-to-current converter. The DC modulator gain of the LM5116 can be modeled as:

DC Gain<sub>(MOD)</sub> = 
$$R_{LOAD} / (A \times R_S)$$

(31)

(32)

The dominant low frequency pole of the modulator is determined by the load resistance ( $R_{LOAD}$ ) and output capacitance ( $C_{OUT}$ ). The corner frequency of this pole is:


$$f_{P(MOD)} = 1 / (2\pi \times R_{LOAD} \times C_{OUT})$$

For  $R_{LOAD}$  = 5 V / 7 A = 0.714  $\Omega$  and  $C_{OUT}$  = 320  $\mu$ F (effective) then  $f_{P(MOD)}$  = 700 Hz

DC Gain<sub>(MOD)</sub> = 0.714  $\Omega$  / (10  $\times$  10 m $\Omega$ ) = 7.14 = 17 dB


For the 5-V design example the modulator gain vs. frequency characteristic was measured as shown in 🗵 7-3.





27-3. Modulator Gain and Phase


Components  $R_{COMP}$  and  $C_{COMP}$  configure the error amplifier as a type II configuration. The DC gain of the amplifier is 80 dB which has a pole at low frequency and a zero at  $f_{ZEA} = 1 / (2\pi \times R_{COMP} \times C_{COMP})$ . The error amplifier zero cancels the modulator pole leaving a single pole response at the crossover frequency of the voltage loop. A single pole response at the crossover frequency yields a very stable loop with 90° of phase margin. For the design example, a target loop bandwidth (crossover frequency) of one-tenth the switching frequency or 25 kHz was selected. The compensation network zero ( $f_{ZEA}$ ) must be selected at least an order of magnitude less than the target crossover frequency. This constrains the product of  $R_{COMP}$  and  $C_{COMP}$  for a desired compensation network zero 1 / ( $2\pi \times R_{COMP} \times C_{COMP}$ ) to be 2.5 kHz. Increasing  $R_{COMP}$ , while proportionally decreasing  $C_{COMP}$ , decreases the error amp gain. Conversely, decreasing  $R_{COMP}$  while proportionally increasing  $C_{COMP}$ , decreases the error amp gain. For the design example  $C_{COMP}$  was selected as 18 k $\Omega$ . These values configure the compensation network zero at 2.7 kHz. The error amp gain at frequencies greater than  $f_{ZEA}$  is:  $R_{COMP} / R_{FB2}$ , which is approximately 4.8 (13.6 dB).



🛛 7-4. Error Amplifier Gain and Phase

The overall voltage loop gain can be predicted as the sum (in dB) of the modulator gain and the error amp gain.





27-5. Overall Voltage Loop Gain and Phase

If a network analyzer is available, the modulator gain can be measured and the error amplifier gain can be configured for the desired loop transfer function. If a network analyzer is not available, the error amplifier compensation components can be designed with the guidelines given. Step load transient tests can be performed to verify acceptable performance. The step load goal is minimum overshoot with a damped response.  $C_{HF}$  can be added to the compensation network to decrease noise susceptibility of the error amplifier. The value of  $C_{HF}$  must be sufficiently small because the addition of this capacitor adds a pole in the error amplifier transfer function. This pole must be well beyond the loop crossover frequency. A good approximation of the location of the pole added by  $C_{HF}$  is:  $f_{P2} = f_{ZEA} \times C_{COMP} / C_{HF}$ . The value of  $C_{HF}$  was selected as 100 pF for the design example.

#### 7.2.2.16 Comprehensive Equations

#### 7.2.2.16.1 Current Sense Resistor and Ramp Capacitor

T = 1 /  $f_{SW}$ ,  $g_m$  = 5  $\mu$ A/V, A = 10 V/V.  $I_{OUT}$  is the maximum output current at current limit.

General Method for  $V_{OUT} < 5 V$ :

$$R_{S} = \frac{V_{CS(TH)}}{I_{OUT} - \frac{V_{OUT} \times T}{2 \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN(MIN)}}\right) + \frac{V_{OUT} \times T}{L} \times \left(\frac{1 + \frac{5 - V_{OUT}}{V_{IN(MIN)}}\right)}{\left(1 + \frac{5 - V_{OUT}}{V_{IN(MAX)}}\right)}$$
(33)

$$C_{RAMP} = \frac{g_m \times L}{A \times R_S} \times \left(1 + \frac{5 - V_{OUT}}{V_{IN(MAX)}}\right)$$
(34)

General Method for 5 V <  $V_{OUT}$  < 7.5 V:

$$R_{S} = \frac{V_{CS(TH)}}{I_{OUT} - \frac{V_{OUT} \times T}{2 \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN(MIN)}}\right) + \frac{V_{OUT} \times T}{L}}$$
(35)

$$C_{\text{RAMP}} = \frac{g_{\text{m}} \times L}{A \times R_{\text{S}}} \times \left(1 + \frac{5 - V_{\text{OUT}}}{V_{\text{IN(MIN)}}}\right)$$
(36)

#### Best Performance Method:



This minimizes the current limit deviation due to changes in line voltage, while maintaining near optimal slope compensation.

Calculate optimal slope current,  $I_{OS}$  = (V<sub>OUT</sub> / 3) × 10 µA/V. For example, at V<sub>OUT</sub> = 7.5 V,  $I_{OS}$  = 25 µA.

$$R_{S} = \frac{V_{CS(TH)}}{I_{OUT} + \frac{V_{OUT} \times T}{L}} \quad C_{RAMP} = \frac{I_{OS} \times L}{V_{OUT} \times A \times R_{S}}$$
(37)

Calculate  $V_{RAMP}$  at the nominal input voltage.

$$V_{\text{RAMP}} = \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times \frac{\left(\left(V_{\text{IN}} - V_{\text{OUT}}\right) \times g_{\text{m}} + I_{\text{OS}}\right) \times T}{C_{\text{RAMP}}}$$
(38)

For  $V_{OUT}$  > 7.5 V, install a resistor from the RAMP pin to VCC.

$$R_{RAMP} = \frac{VCC - V_{RAMP}}{I_{OS} - 25 \ \mu A}$$
(39)
$$VCC \longrightarrow R_{RAMP}$$

$$RAMP \longrightarrow C_{RAMP}$$

図 7-6.  $R_{RAMP}$  to VCC for  $V_{OUT} > 7.5$  V

For  $V_{OUT}$  < 7.5 V, a negative VCC is required. This can be made with a simple charge pump from the LO gate output. Install a resistor from the RAMP pin to the negative VCC.

$$R_{RAMP} = \frac{VCC - 0.5V + V_{RAMP}}{25 \,\mu\text{A} - I_{OS}}$$

$$(40)$$

$$LO \longrightarrow I_{OF} I_{N914}$$

$$R_{RAMP} \longrightarrow I_{OF} I_{OF}$$

$$R_{RAMP} \longrightarrow I_{OF} I_{OF}$$

 $\boxtimes$  7-7. R<sub>RAMP</sub> to -VCC for V<sub>OUT</sub> < 7.5 V

If a large variation is expected in VCC, say for  $V_{IN}$  < 11 V, a Zener regulator can be added to supply a constant voltage for  $R_{RAMP}$ .

#### 7.2.2.16.2 Modulator Transfer Function

The following equations can be used to calculate the control-to-output transfer function:

$$\frac{\hat{V}_{OUT}}{\hat{V}_{COMP}} = \frac{R_{LOAD}}{A \times R_S} \times \frac{1}{1 + \frac{R_{LOAD}}{K_m \times A \times R_S}} \times \frac{1 + \frac{s}{\omega_Z}}{\left(1 + \frac{s}{\omega_P}\right) \times \left(1 + \frac{s}{\omega_n \times Q} + \frac{s^2}{\omega_n^2}\right)}$$
(41)

Copyright © 2023 Texas Instruments Incorporated



$$K_{m} = \frac{1}{\frac{(D-0.5) \times A \times R_{S} \times T}{L} + (1-2 \times D) \times K_{SL} + \frac{V_{SL}}{V_{IN}}}$$

$$K_{SL} = \frac{g_{m} \times T}{C_{RAMP}} \qquad V_{SL} = \frac{I_{OS} \times T}{C_{RAMP}}$$

$$\omega_{Z} = \frac{1}{C_{OUT} \times ESR} \qquad \omega_{P} = \frac{1}{C_{OUT}} \times \left(\frac{1}{R_{LOAD}} + \frac{1}{K_{m} \times A \times R_{S}}\right) \qquad \omega_{n} = \frac{\pi}{T}$$

$$S_{e} = \frac{(V_{IN} - V_{OUT}) \times K_{SL} + V_{SL}}{T} \qquad S_{n} = \frac{V_{IN} \times A \times R_{S}}{L}$$

$$(42)$$

$$(42)$$

$$(43)$$

$$(43)$$

$$(44)$$

$$m_{\rm C} = \frac{S_{\rm e}}{S_{\rm n}}$$
  $Q = \frac{1}{\pi \, x \, (m_{\rm C} - 0.5)}$  (45)

 $K_m$  is the effective DC gain of the modulating comparator. The duty cycle D =  $V_{OUT} / V_{IN}$ .  $K_{SL}$  is the proportional slope compensation term.  $V_{SL}$  is the fixed slope compensation term. Slope compensation is set by  $m_c$ , which is the ratio of the external ramp to the natural ramp. The switching frequency sampling gain is characterized by  $\omega_n$  and Q, which accounts for the high frequency inductor pole.

For V<sub>SL</sub> without R<sub>RAMP</sub>, use I<sub>OS</sub> = 25  $\mu$ A

For V<sub>SL</sub> with R<sub>RAMP</sub> to V<sub>CC</sub>, use I<sub>OS</sub> = 25  $\mu$ A + V<sub>CC</sub>/R<sub>RAMP</sub>

For V<sub>SL</sub> with R<sub>RAMP</sub> to -V<sub>CC</sub>, use I<sub>OS</sub> = 25  $\mu$ A - V<sub>CC</sub>/R<sub>RAMP</sub>

#### 7.2.2.16.3 Error Amplifier Transfer Function

The following equations are used to calculate the error amplifier transfer function:


$$\frac{\hat{V}_{\text{COMP}}}{\hat{V}_{\text{OUT(FB)}}} = -G_{\text{EA(S)}} \times \frac{1}{1 + \left(\frac{1}{A_{\text{OL}}} + \frac{s}{\omega_{\text{BW}}}\right) \times \left(1 + \frac{G_{\text{EA(S)}}}{K_{\text{FB}}}\right)}$$
(46)  
$$G_{\text{EA(S)}} = \frac{1 + \frac{s}{\omega_{\text{ZEA}}}}{\frac{s}{\omega_{\text{O}}} \times \left(1 + \frac{s}{\omega_{\text{HF}}}\right)} \quad K_{\text{FB}} = \frac{R_{\text{FB1}}}{R_{\text{FB1}} + R_{\text{FB2}}}$$
(47)  
$$\omega_{\text{ZEA}} = \frac{1}{C_{\text{COMP}} \times R_{\text{COMP}}} \quad \omega_{\text{O}} = \frac{1}{(C_{\text{HF}} + C_{\text{COMP}}) \times R_{\text{FB2}}}$$
(47)

$$\omega_{\rm HF} = \frac{1}{C_{\rm HF} \times C_{\rm COMP} \times R_{\rm COMP}}$$
(48)

Where  $A_{OL}$  = 10,000 (80 dB) and  $\omega_{BW}$  =  $2\pi \times f_{BW}$ .  $G_{EA(S)}$  is the ideal error amplifier gain, which is modified at DC and high frequency by the open loop gain of the amplifier and the feedback divider ratio.



# 7.2.3 Application Curves



# 7.3 Power Supply Recommendations

The LM5116 is a power management device. The power supply for the device is any DC voltage source within the specified input range (see *Design Requirements*).

## 7.4 Layout

#### 7.4.1 Layout Guidelines

In a buck regulator, the primary switching loop consists of the input capacitor, *MOSFETs*, and current sense resistor. Minimizing the area of this loop reduces the stray inductance and minimizes noise and possible erratic operation. The input capacitor must be placed as close as possible to the *MOSFETs*, with the VIN side of the capacitor connected directly to the high-side *MOSFET* drain, and the GND side of the capacitor connected as close as possible to the low-side source or current sense resistor ground connection. TI recommends a ground plane in the PC board as a means to connect the quiet end (input voltage ground side) of the input filter capacitors to the output filter capacitors and the PGND pin of the regulator. Connect all of the low power ground connections (C<sub>SS</sub>, R<sub>T</sub>, C<sub>RAMP</sub>) directly to the regulator AGND pin. Connect the AGND and PGND pins together through to a topside copper area covering the entire underside of the device. Place several vias in this underside copper area to the ground plane.

The highest power dissipating components are the two power *MOSFETs*. The easiest way to determine the power dissipated in the *MOSFETs* is to measure the total conversion losses ( $P_{IN} - P_{OUT}$ ), then subtract the power losses in the output inductor and any snubber resistors. The resulting power losses are primarily in the switching *MOSFETs*.

If a snubber is used, the power loss can be estimated with an oscilloscope by observation of the resistor voltage drop at both turn-on and turn-off transitions. Assuming that the RC time constant is  $<< 1 / f_{SW}$ .


$$P = C \times V^2 \times f_{SW}$$


(49)

The regulator has an exposed thermal pad to aid power dissipation. Selecting MOSFETs with exposed pads aids the power dissipation of these devices. Careful attention to  $R_{DS(ON)}$  at high temperature must be observed. Also, at 250 kHz, a *MOSFET* with low gate capacitance results in lower switching losses.



## 7.4.2 Layout Example







# 8 Device and Documentation Support

## 8.1 Device Support

#### 8.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメン ツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サ ード・パーティ製品またはサービスの是認の表明を意味するものではありません。

#### 8.1.2 Development Support

#### 8.1.2.1 Custom Design with WEBENCH® Tools

Click here to create a custom design using the WEBENCH Power Designer.

- 1. Start by entering your V<sub>IN</sub>, V<sub>OUT</sub> and I<sub>OUT</sub> requirements.
- 2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
  - · Run electrical simulations to see important waveforms and circuit performance,
  - · Run thermal simulations to understand the thermal performance of your board,
  - · Export your customized schematic and layout into popular CAD formats,
  - Print PDF reports for the design, and share your design with colleagues.

Get more information about WEBENCH tools at www.ti.com/webench.

# 8.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jpのデバイス製品フォルダを開いてください。[通知]をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

# 8.3 サポート・リソース

テキサス・インスツルメンツ E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツ ルメンツの使用条件を参照してください。

#### 8.4 Trademarks

テキサス・インスツルメンツ E2E<sup>™</sup> is a trademark of Texas Instruments. WEBENCH<sup>®</sup> is a registered trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

#### 8.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 8.6 用語集

テキサス・インスツルメンツ用語集

この用語集には、用語や略語の一覧および定義が記載されています。



Page

# **9 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

С	hanges from Revision H (July 2015) to Revision I (November 2023)	Page
•	「特長」セクションに新しい類似製品の導入を追加	1
•	ドキュメント全体にわたって表、図、相互参照の採番方法を更新	1
•	「概要」セクションに新しい類似製品の導入を追加	1
•	本体サイズからパッケージ・サイズに変更し、「パッケージ情報」表に表の注を追加	1

## Changes from Revision G (March 2013) to Revision H (July 2015)

「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加。

Cł	hanges from Revision F (March 2013) to Revision G (March 2013)	Page
•	Changed layout of National Data Sheet to TI format	21



# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
LM5116MH/NOPB	Active	Production	HTSSOP (PWP)   20	73   TUBE	Yes	Call TI   Sn	Level-1-260C-UNLIM	-40 to 150	LM5116 MH
LM5116MH/NOPB.A	Active	Production	HTSSOP (PWP)   20	73   TUBE	Yes	Call TI	Level-1-260C-UNLIM	-40 to 150	LM5116 MH
LM5116MH/NOPB.B	Active	Production	HTSSOP (PWP)   20	73   TUBE	Yes	Call TI	Level-1-260C-UNLIM	-40 to 150	LM5116 MH
LM5116MHX/NOPB	Active	Production	HTSSOP (PWP)   20	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 150	LM5116 MH
LM5116MHX/NOPB.A	Active	Production	HTSSOP (PWP)   20	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 150	LM5116 MH
LM5116MHX/NOPB.B	Active	Production	HTSSOP (PWP)   20	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 150	LM5116 MH

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



www.ti.com

# PACKAGE OPTION ADDENDUM

23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM5116 :


NOTE: Qualified Version Definitions:



www.ti.com

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5116MHX/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

23-May-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5116MHX/NOPB	HTSSOP	PWP	20	2500	367.0	367.0	35.0

# TEXAS INSTRUMENTS

www.ti.com

23-May-2025

# TUBE




# - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LM5116MH/NOPB	PWP	HTSSOP	20	73	495	8	2514.6	4.06
LM5116MH/NOPB.A	PWP	HTSSOP	20	73	495	8	2514.6	4.06
LM5116MH/NOPB.B	PWP	HTSSOP	20	73	495	8	2514.6	4.06

PWP (R-PDSO-G20)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



All linear dimensions are in millimeters. NOTES: Α.


- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



# **MECHANICAL DATA**

# PWP0020A





#### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みま す)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある 「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証 も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様 のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様の アプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任 を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツル メンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらの リソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権の ライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、 費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは 一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 <del>テキサス・インスツルメンツの販売条件</del>、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ ースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated