







LM7481

JAJSLG5 – DECEMBER 2022


# LM7481 3V~65V、理想ダイオード・コントローラ、NFET をバック・ツー・ バックで駆動

## 1 特長

- 拡張温度範囲アプリケーション向けに認定済みデバイス温度:
  - -55°C~+125°Cの動作時周囲温度範囲
- 3V~65V の入力範囲
- 最低 -65V までの逆入力保護
- 外付けバック・ツー・バック N チャネル MOSFET を駆動
- アノードからカソードへ 9.1mV の順方向電圧降下レギュレーションを行う理想ダイオード動作
- 低いスレッショルド (-4mV) と高速応答 (0.5µs) の逆 電流検出
- 最大 200kHz のアクティブ整流
- 60mA のピーク・ゲート (DGATE) ターンオン電流
- 2.6A のピーク DGATE ターンオフ電流
- 3.8mA 内蔵チャージ・ポンプ
- 調整可能な過電圧保護機能
- 低シャットダウン電流 (EN/UVLO = Low):2.87µA
- 2.6A のピーク DGATE ターンオフ電流
- 適切な TVS ダイオードにより車載用 ISO7637 過渡 要件に適合
- 省スペースの 12 ピン WSON パッケージで供給

# 2 アプリケーション

- 航空電子入力の逆極性保護
  - センサ
  - 画像処理
  - レーダー
- 冗長化電源用のアクティブ OR



スイッチ出力付きの理想ダイオード


## 3 概要

LM74810 理想ダイオード・コントローラは外付けのバック・ ツー・バック N チャネル MOSFET を駆動および制御し て、電力パスの ON/OFF 制御と過電圧保護を備えた理想 ダイオード整流器をエミュレートします。入力電源電圧範 囲が 3V~65V と広いため、12V および 24V の入力電源 システムを保護および制御できます。このデバイスは最低 -65V の負の電源電圧に耐え、この電圧から負荷を保護 できます。内蔵の理想ダイオード・コントローラ (DGATE) は第1の MOSFET を駆動し、逆入力保護および出力電 圧保持用のショットキー・ダイオードを置き換えます。電力 パスの第2の MOSFET により、HGATE 制御を使用した 負荷の切断 (ON/OFF 制御) と過電圧保護が可能です。 このデバイスには可変の過電圧カットオフ保護機能があり ます。LM74810 は、リニア・レギュレーションとコンパレー タ方式を使用した逆電流ブロックを採用しています。共通 ドレイン構成のパワー MOSFET の場合、もう 1 つの理想 ダイオードを使用した OR 接続設計のために中間点を利 用できます。LM74810 の最大電圧定格は 65V です。一 般的なソース・トポロジで外部 MOSFET を使用するように デバイスを構成することで、24V バッテリ・システムで 200V の抑制されていない負荷ダンプのような拡張された 過電圧過渡から負荷を保護できます。

#### パッケージ情報

| 部品番号    | パッケージ <sup>(1)</sup> | 本体サイズ (公称)      |
|---------|----------------------|-----------------|
| LM74810 | WSON (12)            | 3.00mm × 3.00mm |

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



ISO16750、LV124 AC 重畳性能



# **Table of Contents**

| 1 特長                                 | 1  | 8.4 Device Functional Modes                 | 15              |
|--------------------------------------|----|---|-----------------|
| 2 アプリケーション                           |    | 8.5 Application Examples                    | 15              |
| 3 概要                                 |    | 9 Application and Implementation            | 16              |
| 4 Revision History                   |    | 9.1 Application Information                 | 16              |
| 5 Pin Configuration and Functions    |    | 9.2 Typical 12-V Reverse Battery Protection |                 |
| 6 Specifications                     |    | Application                                 |                 |
| 6.1 Absolute Maximum Ratings         |    | 9.3 Do's and Don'ts                         | 21              |
| 6.2 ESD Ratings                      |    | 9.4 Power Supply Recommendations            | 22              |
| 6.3 Recommended Operating Conditions |    | 9.5 Layout                                  |                 |
| 6.4 Thermal Information              |    | 10 Device and Documentation Support         | <mark>25</mark> |
| 6.5 Electrical Characteristics       | 5  | 10.1 ドキュメントの更新通知を受け取る方法                     | 25              |
| 6.6 Switching Characteristics        | 6  | 10.2 サポート・リソース                              | 25              |
| 6.7 Typical Characteristics          |    | 10.3 Trademarks                             | 25              |
| 7 Parameter Measurement Information  |    | 10.4 静電気放電に関する注意事項                          | 25              |
| 8 Detailed Description               | 11 | 10.5 用語集                                    | 25              |
| 8.1 Overview                         | 11 | 11 Mechanical, Packaging, and Orderable     |                 |
| 8.2 Functional Block Diagram         |    | Information                                 | 25              |
| 8.3 Feature Description              | 12 |   |                 |
|                                      |    |   |                 |

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| DATE          | REVISION | NOTES            |
|---------------|----------|------------------|
| December 2022 | *        | Initial release. |



# **5 Pin Configuration and Functions**




図 5-1. DRR Package, 12-Pin WSON (Top View)

表 5-1. Pin Functions

|         | PIN         |                     |  |
|---------|-------------|---------------------|--|
| NAME    | LM74810     | TYPE <sup>(1)</sup> | DESCRIPTION  |
| NAME    | WSON        |                     |  |
| DGATE   | 1           | 0                   | Diode Controller Gate Drive Output. Connect to the GATE of the external MOSFET. Anode of the ideal diode.  |
| Α       | 2           | I                   | Anode of the ideal diode. Connect to the source of the external MOSFET.  |
| VSNS    | 3           | I                   | Voltage sensing input.   |
| sw      | 4           | I                   | Voltage sensing disconnect switch terminal. VSNS and SW are internally connected through a switch. Use SW as the top connection of the battery sensing or OV resistor ladder network. When EN/UVLO is pulled low, the switch is OFF disconnecting the resistor ladder from the battery line thereby cutting off the leakage current. If the internal disconnect switch between VSNS and SW is not used then short them together and connect to VS pin. |
| OV      | 5           | I                   | Adjustable overvoltage threshold input. Connect a resistor ladder across SW to OV terminal. When the voltage at OVP exceeds the overvoltage cut-off threshold then the HGATE is pulled low turning OFF the HSFET. HGATE turns ON when the sense voltage goes below the OVP falling threshold.  |
| EN/UVLO | 6           | I                   | EN/UVLO Input. Connect to VS pin for always ON operation. Can be driven externally from a mirco controller I/O. Pulling it low below V <sub>(ENF)</sub> makes the device enter into low Iq shutdown mode. For UVLO, connect an external resistor ladder to EN/UVLO to GND.   |
| GND     | 7           | G                   | Connect to the system ground plane.  |
| HGATE   | 8           | 0                   | GATE driver output for the HSFET. Connect to the GATE of the external FET.   |
| OUT     | 9           | I                   | Connect to the output rail (external MOSFET source).   |
| vs      | 10          | I                   | Input power supply to the IC. Connect VS to middle point of the common drain back to back MOSFET configuration. Connect a 100nF capacitor across VS and GND pins.  |
| CAP     | 11          | 0                   | Charge pump output. Connect a 100-nF capacitor across CAP and VS pins.   |
| С       | 12          | I                   | Cathode of the ideal diode. Connect to the drain of the external MOSFET.   |
| RTN     | Thermal Pad | _                   | Leave exposed pad floating. Do not connect to GND plane.   |

<sup>(1)</sup> I = input, O = output, I/O = input and output, P = power, G = Ground



## **6 Specifications**

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

|   |   | MIN              | MAX              | UNIT |
|---|---|------------------|------------------|------|
|   | A to GND  | -65              | 70               |      |
|   | VS to GND   | -1               | 70               |      |
|   | VSNS, SW, EN/UVLO, C, OV, OUT to GND, V <sub>(A)</sub> > 0 V    | -0.3             | 70               | V    |
| Input Pins  | VSNS, SW, EN/UVLO, C, OV, OUT to GND, $V_{(A)} \le 0 \text{ V}$ | V <sub>(A)</sub> | $(70 + V_{(A)})$ |      |
| input Pins  | RTN to GND  | -65              | 0.3              |      |
|   | I <sub>VSNS</sub> , I <sub>SW</sub>                             | -1               | 10               | mA   |
|   | $I_{EN/UVLO}$ , $I_{OV}$ , $V_{(A)} > 0 V$                      | -1               |                  | mA   |
|   | $I_{EN/UVLO}$ , $I_{OV}$ , $V_{(A)} \le 0 \text{ V}$            | Internally       | limited          |      |
| Output Pins   | OUT to VS   | -65              | 16.5             | V    |
|   | CAP to VS   | -0.3             | 15               |      |
| Output Pins   | CAP to A  | -0.3             | 85               |      |
| Output Fills  | DGATE to A  | -0.3             | 15               | V    |
|   | HGATE to OUT  | -0.3             | 15               |      |
| Output to Input Pins C to A                                   |   | -5               | 85               |      |
| Operating junction temperature, T <sub>j</sub> <sup>(2)</sup> |   | -55              | 150              | °C   |
| Storage temperature, T <sub>stg</sub>                         |   | -55              | 150              | C    |

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

|                    |                         |                                  |                                | VALUE | UNIT |
|--------------------|-------------------------|----------------------------------|--------------------------------|-------|------|
|                    |                         | Human body model (HBM), per JEDI | EC JS-001 <sup>(1)</sup>       | ±2000 |      |
| V <sub>(ESD)</sub> | Electrostatic discharge | Charged device model (CDM), V    | Corner pins (DGATE, OV, and C) | ±750  | V    |
|                    |                         | per JEDEC JS-002 <sup>(2)</sup>  | Other pins                     | ±500  |      |

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

|                                |   | MIN | NOM MAX | UNIT |
|--------------------------------|---|-----|---------|------|
|                                | A to GND                                      | -60 | 65      | V    |
| Input Pins                     | VS to GND                                     | 0   | 65      | V    |
|                                | EN/UVLO to GND                                | 0   | 65      | V    |
| External Capacitance           | CAP to A, VS to GND, A to GND                 | 0.1 |         | μF   |
| External MOSFET max VGS rating | DGATE to A and HGATE to OUT                   | 15  |         | V    |
| Tj                             | Operating Junction temperature <sup>(2)</sup> | -55 | 150     | °C   |

<sup>(1)</sup> Recommended Operating Conditions are conditions under which the device is intended to be functional. For specifications and test conditions, see Electrical Characteristics.

<sup>(2)</sup> High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

<sup>(2)</sup> JEDEC document JEP155 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

#### **6.4 Thermal Information**

|                       |  | LM74810    |      |
|-----------------------|--|------------|------|
|                       | THERMAL METRIC(1)                            | DRR (WSON) | UNIT |
|                       |  | 12 PINS    |      |
| R <sub>0JA</sub>      | Junction-to-ambient thermal resistance       | 60.9       | °C/W |
| R <sub>0JC(top)</sub> | Junction-to-case (top) thermal resistance    | 48         | °C/W |
| $R_{\theta JB}$       | Junction-to-board thermal resistance         | 31.5       | °C/W |
| $\Psi_{JT}$           | Junction-to-top characterization parameter   | 1.2        | °C/W |
| $\Psi_{JB}$           | Junction-to-board characterization parameter | 31.4       | °C/W |
| R <sub>0JC(bot)</sub> | Junction-to-case (bottom) thermal resistance | 7.1        | °C/W |

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.5 Electrical Characteristics

 $T_J$  = -55°C to +125°C; typical values at  $T_J$  = 25°C,  $V_{(A)}$  =  $V_{(OUT)}$  =  $V_{(VS)}$  =  $V_{(VSNS)}$  = 12 V,  $V_{(AC)}$  = 20 mV,  $V_{(VCAP)}$  = 0.1  $\mu$ F,  $V_{(EN/UVLO)}$  = 2 V, over operating free-air temperature range (unless otherwise noted)

|                        | PARAMETER   | TEST CONDITIONS   | MIN   | TYP   | MAX   | UNIT |
|------------------------|---|---|-------|-------|-------|------|
| SUPPLY VOLTA           | AGE   |   |       |       | '     |      |
| V <sub>(VS)</sub>      | Operating input voltage                                       |   | 3     |       | 65    | V    |
| V <sub>(VS_PORR)</sub> | VS POR threshold, rising                                      |   | 2.4   | 2.6   | 2.85  | V    |
| V <sub>(VS_PORF)</sub> | VS POR threshold, falling                                     |   | 1.9   | 2.1   | 2.3   | V    |
| I <sub>(SHDN)</sub>    | SHDN current, I <sub>(GND)</sub>                              | V <sub>(EN/UVLO)</sub> = 0 V  |       | 2.87  | 5     | μΑ   |
| 1                      | Total System Ouisseent surrent 1                              | V <sub>(EN/UVLO)</sub> = 2 V  |       | 397   |       | μA   |
| $I_{(Q)}$              | Total System Quiescent current, I <sub>(GND)</sub>            | V <sub>(A)</sub> = V <sub>(VS)</sub> = 24 V, V <sub>(EN/UVLO)</sub> = 2 V     |       | 413   | 530   | μΑ   |
| 1                      | I <sub>(A)</sub> leakage current during Reverse Polarity,     | 0.1/2.1/2.65.1/   |       | 10    | 112   | μΑ   |
| I <sub>(REV)</sub>     | I <sub>(OUT)</sub> leakage current during Reverse<br>Polarity | $0 \text{ V} \leq \text{V}_{(A)} \leq -65 \text{ V}$                          |       |       | 1     | μA   |
| ENABLE AND             | UNDERVOLTAGE LOCKOUT (EN/UVLO) I                              | NPUT  |       |       | '     |      |
| V <sub>(UVLOR)</sub>   | EN/UVLO threshold voltage, rising                             |   | 1.195 | 1.231 | 1.267 | V    |
| V <sub>(UVLOF)</sub>   | EN/UVLO threshold voltage, falling                            |   | 1.091 | 1.132 | 1.159 | V    |
| V <sub>(ENF)</sub>     | Enable threshold voltage for low Iq shutdown, falling         |   | 0.3   | 0.67  | 0.93  | V    |
| V <sub>(EN_Hys)</sub>  | Enable Hysteresis   |   | 37    | 72    | 95    | mV   |
| I <sub>(EN/UVLO)</sub> |   | 0 V ≤ V <sub>(EN/UVLO)</sub> ≤ 65 V   |       | 55    | 200   | nA   |
| OVERVOLTAG             | E PROTECTION AND BATTERY SENSING                              | (VSNS, SW, OV) INPUT  |       |       | '     |      |
| R <sub>(SW)</sub>      | Battery sensing disconnect switch resistance                  | 3 V ≤ V <sub>(SNS)</sub> ≤ 65 V   | 10    | 19.5  | 46    | Ω    |
| V <sub>(OVR)</sub>     | Overvoltage threshold input, rising                           |   | 1.195 | 1.231 | 1.267 | V    |
| V <sub>(OVF)</sub>     | Overvoltage threshold input, falling                          |   | 1.091 | 1.13  | 1.159 | V    |
| I <sub>(OV)</sub>      | OV Input leakage current                                      | 0 V ≤ V <sub>(OV)</sub> ≤ 65 V  |       | 53    | 200   | nA   |
| CHARGE PUM             | P (CAP)   |   | •     |       |       |      |
| I <sub>(CAP)</sub>     | Charge Pump source current (Charge pump on)                   | $V_{(CAP)} - V_{(A)} = 7 \text{ V}, 6 \text{ V} \le V_{(S)} \le 65 \text{ V}$ | 2.5   | 3.8   |       | mA   |
| VCAP – VS              | Charge Pump Turn ON voltage                                   |   | 11    | 12.2  | 13.2  | V    |
| VCAP - VS              | Charge Pump Turnoff voltage                                   |   | 11.9  | 13.2  | 14.1  | V    |



# **6.5 Electrical Characteristics (continued)**

 $T_{J} = -55^{\circ}\text{C to } + 125^{\circ}\text{C}; \text{ typical values at } T_{J} = 25^{\circ}\text{C}, \ V_{(A)} = \ V_{(OUT)} = V_{(VS)} = V_{(VSNS)} = 12 \ \text{V}, \ V_{(AC)} = 20 \ \text{mV}, \ C_{(VCAP)} = 0.1 \ \mu\text{F}, \ V_{(EN/UVLO)} = 2 \ \text{V}, \text{ over operating free-air temperature range (unless otherwise noted)}$ 

|                           | PARAMETER  | TEST CONDITIONS   | MIN  | TYP          | MAX  | UNIT |
|---------------------------|--|---|------|--------------|------|------|
| V                         | Charge Pump UVLO voltage threshold, rising                                     |   | 5.4  | 6.6          | 7.9  | V    |
| V <sub>(CAP UVLO)</sub>   | Charge Pump UVLO voltage threshold, falling                                    |   | 4.4  | 5.5          | 6.6  | V    |
| IDEAL DIODE (A,           | C, DGATE)  |   |      |              | ,    |      |
| V <sub>(A_PORR)</sub>     | V <sub>(A)</sub> POR threshold, rising   |   | 2.2  | 2.35         | 2.6  | V    |
| V <sub>(A_PORF)</sub>     | V <sub>(A)</sub> POR threshold, falling  |   | 2    | 2.2          | 2.4  | V    |
| V <sub>(AC_REG)</sub>     | Regulated Forward V <sub>(A)</sub> –V <sub>(C)</sub><br>Threshold              |   | 5.8  | 9.1          | 12.4 | mV   |
| V <sub>(AC_REV)</sub>     | V <sub>(A)</sub> –V <sub>(C)</sub> Threshold for Fast Reverse Current Blocking |   | -6.5 | <b>-</b> 5.5 | -1.3 | mV   |
| V <sub>(AC_FWD)</sub>     | V <sub>(A)</sub> –V <sub>(C)</sub> Threshold for Reverse to Forward transition |   | 150  | 177          | 220  | mV   |
| \/ \/                     | Gate Drive Voltage   | 3 V < V <sub>(S)</sub> < 5 V  | 7    |              |      | V    |
| $V_{(DGATE)} - V_{(A)}$   | Gate Drive voltage   | 5 V < V <sub>(S)</sub> < 65 V   | 10   | 11.5         | 13   | V    |
| 1                         | Peak Gate Source current   | V <sub>(A)</sub> – V <sub>(C)</sub> = 100 mV, V <sub>(DGATE)</sub> – V <sub>(A)</sub> = |      | 60           |      | mA   |
| I <sub>(DGATE)</sub>      | Peak Gate Sink current   | $V_{(A)} - V_{(C)} = -12 \text{ mV}, V_{(DGATE)} - V_{(A)} = 11 \text{ V}$              |      | 2670         |      | mA   |
| I <sub>(DGATE)</sub>      | Regulation sink current  | $V_{(A)} - V_{(C)} = 0 \text{ V}, V_{(DGATE)} - V_{(A)} = 11 \text{ V}$                 | 8.4  | 14.9         |      | μA   |
| I <sub>(C)</sub>          | Cathode leakage Current  | V <sub>(A)</sub> = -14 V, V <sub>(C)</sub> = 12 V                                       | 4    | 9            | 32   | μA   |
| HIGH SIDE CONT            | ROLLER (HGATE, OUT, SNS, SW, OV)   |   |      |              | '    |      |
|                           | Gate Drive Voltage   | 3 V < V <sub>(S)</sub> < 5 V  | 7    |              |      | V    |
| $V_{(HGATE)} - V_{(OUT)}$ | Oate Drive Voltage   | 5 V < V <sub>(S)</sub> < 65 V   | 10   | 11.1         | 14.5 | V    |
| I                         | Source Current   |   | 39   | 55           | 75   | μA   |
| I(HGATE)                  | Sink Current   | $V_{(OV)} > V_{(OVR)}$  | 168  | 260          |      | mA   |


# **6.6 Switching Characteristics**

 $T_J$  = -55°C to +125°C; typical values at  $T_J$  = 25°C,  $V_{(A)}$  =  $V_{(C)}$  =  $V_{(OUT)}$  =  $V_{(VS)}$  = 12V,  $V_{(AC)}$  = 20 mV,  $C_{(VCAP)}$  = 0.1  $\mu$ F,  $V_{(EN/UVLO)}$  = 2 V, over operating free-air temperature range (unless otherwise noted)

|                                 | PARAMETER  | TEST CONDITIONS  | MIN | TYP  | MAX   | UNIT |
|---------------------------------|--|--|-----|------|-------|------|
| t <sub>DGATE_OFF(dly)</sub>     | DGATE Turnoff Delay during reverse voltage detection | $V_{(A)} - V_{(C)} = +30 \text{ mV to } -100 \text{ mV}$<br>to $V_{(DGATE-A)} < 1 \text{ V, } C_{(DGATE-A)} = 10 \text{ nF}$ |     | 0.5  | 0.875 | μs   |
| t <sub>DGATE_ON(dly)</sub>      | DGATE Turnon Delay during forward voltage detection  | $V_{(A)} - V_{(C)} = -20$ mV to +700<br>mV to $V_{(DGATE-A)} > 5$ V, $C_{(DGATE-A)} = 10$<br>nF                              |     | 0.8  | 1.6   | μs   |
| t <sub>EN(dly)_DGATE</sub>      | DGATE Turnon Delay during EN/<br>UVLO                | EN/UVLO $\uparrow$ to V <sub>(DGATE-A)</sub> > 5V,<br>C <sub>(DGATE-A)</sub> = 10 nF   | 98  | 175  | 270   | μs   |
| t <sub>EN_OFF(deg)_DGATE</sub>  | DGATE Turnoff Deglitch during EN/<br>UVLO            | EN/UVLO ↓ to DGATE ↓   |     | 8.1  |       | μs   |
| t <sub>EN_OFF(deg)_</sub> HGATE | HGATE Turnoff Deglitch during EN/<br>UVLO            | EN/UVLO ↓ to HGATE ↓   | 3   | 4.6  | 6     | μs   |
| t <sub>OVP_OFF(deg)_</sub> HGAT | HGATE Turnoff Deglitch during OV                     | OV ↑ to HGATE ↓  |     | 3.98 | 5.4   | μs   |
| t <sub>OVP_ON(deg)_HGATE</sub>  | HGATE Turnon Deglitch during OV                      | OV ↓ to HGATE ↑  |     | 2.95 |       | μs   |




# **6.7 Typical Characteristics**






## **6.7 Typical Characteristics (continued)**







# **6.7 Typical Characteristics (continued)**





# 7 Parameter Measurement Information








図 7-1. Timing Waveforms



## 8 Detailed Description


#### 8.1 Overview

The LM74810 ideal diode controller drives and controls external back to back N-Channel MOSFETs to emulate an ideal diode rectifier with power path ON/OFF control, inrush current limiting and overvoltage protection. The wide input supply of 3 V to 65 V allows protection and control of 12-V and 24-V automotive battery powered ECUs. The device can withstand and protect the loads from negative supply voltages down to –65 V. An integrated ideal diode controller (DGATE) drives the first MOSFET to replace a Schottky diode for reverse input protection and output voltage holdup. A strong charge pump with 60-mA peak GATE source current driver stage and short turn ON and turn OFF delay times ensures fast transient response ensuring robust performance during automotive testing such as ISO16750 or LV124 where an ECU is subjected to AC superimpose input signals upto 200-KHz frequency. With a second MOSFET in the power path the device allows load disconnect (ON/OFF control) and overvoltage protection using HGATE control. The device features an adjustable overvoltage cut-off protection feature using a programming resistor across SW and OVP terminal.

The LM74810 controls the DGATE of the MOSFET to regulate the forward voltage drop at 9.1 mV. The linear regulation scheme in these devices enables graceful control of the GATE voltage and turns off of the MOSFET during a reverse current event and ensures zero DC reverse current flow.

The device features enable control. With the enable pin low during the standby mode, both the external MOSFETs and controller is off and draws a very low 2.87  $\mu$ A of current. The high voltage rating of LM74810 helps to simplify the system designs for automotive ISO7637 protection. The LM74810 are also suitable for ORing applications.

#### 8.2 Functional Block Diagram



## 8.3 Feature Description

#### 8.3.1 Charge Pump

The charge pump supplies the voltage necessary to drive the external N-channel MOSFET. An external charge pump capacitor is placed between CAP and VS pins to provide energy to turn on the external MOSFET. In order for the charge pump to supply current to the external capacitor the EN/UVLO pin voltage must be above the specified input high threshold,  $V_{(ENR)}$ . When enabled, the charge pump sources a charging current of 3.8-mA typical. If EN/UVLO pin is pulled low, then the charge pump remains disabled. To ensure that the external MOSFET can be driven above its specified threshold voltage, the CAP to VS voltage must be above the undervoltage lockout threshold, typically 6.6 V, before the internal gate driver is enabled. Use  $\pm$  1 to calculate the initial gate driver enable delay.

$$T_{\left(\mathsf{DRV\_EN}\right)} = 175 \mu s + C_{\left(\mathsf{CAP}\right)} x \frac{V_{\left(\mathsf{CAP\_UVLOR}\right)}}{3.8 m A} \tag{1}$$

where

- C<sub>(CAP)</sub> is the charge pump capacitance connected across VS and CAP pins
- V<sub>(CAP UVLOR)</sub> = 6.6 V (typical)

To remove any chatter on the gate drive approximately 1 V of hysteresis is added to the VCAP undervoltage lockout. The charge pump remains enabled until the CAP to VS voltage reaches 13.2 V, typically, at which point the charge pump is disabled decreasing the current draw on the VS pin. The charge pump remains disabled until the CAP to VS voltage is below to 12.2 V typically at which point the charge pump is enabled. The voltage between CAP and VS continue to charge and discharge between 12.2 V and 13.2 V as shown in  $\boxtimes$  8-1. By enabling and disabling the charge pump, the operating quiescent current of the LM74810 is reduced. When the charge pump is disabled it sinks 15  $\mu$ A.




図 8-1. Charge Pump Operation

#### 8.3.2 Dual Gate Control (DGATE, HGATE)

The LM74810 features two separate gate control and driver outputs to drive back to back N-channel MOSFETs.



#### 8.3.2.1 Reverse Battery Protection (A, C, DGATE)

A, C, DGATE comprises of Ideal Diode stage. Connect the Source of the external MOSFET to A, Drain to C and Gate to DGATE. The LM74810 has integrated reverse input protection down to –65 V.

Before the DGATE driver is enabled, following conditions must be achieved:

- The EN/UVLO pin voltage must be greater than the specified input high voltage.
- The CAP to VS voltage must be greater than the undervoltage lockout voltage.
- Voltage at A pin must be greater than VA POR Rising threshold.
- Voltage at Vs pin must be greater than Vs POR Rising thershold.

If the above conditions are not achieved, then the DGATE pin is internally connected to the A pin, assuring that the external MOSFET is disabled.

In LM74810 the voltage drop across the MOSFET is continuously monitored between the A and C pins, and the DGATE to A voltage is adjusted as needed to regulate the forward voltage drop at 9.1 mV (typ). This closed loop regulation scheme enables graceful turn off of the MOSFET during a reverse current event and ensures zero DC reverse current flow. This scheme ensures robust performance during slow input voltage ramp down tests. Along with the linear regulation amplifier scheme, the LM74810 also integrates a fast reverse voltage comparator. When the voltage drop across A and C reaches  $V_{(AC\_REV)}$  threshold then the DGATE goes low within 0.5-µs (typ). This fast reverse voltage comparator scheme ensures robust performance during fast input voltage ramp down tests such as input micro-shorts. The external MOSFET is turned ON back when the voltage across A and C hits  $V_{(AC\_FWD)}$  threshold within 0.85 µs (typ).

For Ideal Diode only designs, connect LM74810 as shown in 28-2.




図 8-2. Configuring LM74810 for Ideal Diode Only

#### 8.3.2.2 Load Disconnect Switch Control (HGATE, OUT)

HGATE and OUT comprises of Load disconnect switch control stage. Connect the Source of the external MOSFET to OUT and Gate to HGATE.

Before the HGATE driver is enabled, following conditions must be achieved:

- The EN/UVLO pin voltage must be greater than the specified input high voltage.
- The CAP to VS voltage must be greater than the undervoltage lockout voltage.
- Voltage at Vs pin must be greater than Vs POR Rising thershold.

If the above conditions are not achieved, then the HGATE pin is internally connected to the OUT pin, assuring that the external MOSFET is disabled.

For Inrush Current limiting, connect  $C_{dVdT}$  capacitor and  $R_1$  as shown in  $\boxtimes$  8-3.




図 8-3. Inrush Current Limiting

The  $C_{dVdT}$  capacitor is required for slowing down the HGATE voltage ramp during power up for inrush current limiting. Use  $\gtrsim 2$  to calculate  $C_{dVdT}$  capacitance value.

$$C_{dVdT} = \frac{I_{HGATE\_DRV}}{I_{INRUSH}} x C_{OUT}$$
(2)

where  $I_{HATE\_DRV}$  is 55  $\mu A$  (typ),  $I_{INRUSH}$  is the inrush current and  $C_{OUT}$  is the output load capacitance. An extra resistor,  $R_1$ , in series with the  $C_{dVdT}$  capacitor improves the turn off time.

#### 8.3.3 Overvoltage Protection and Battery Voltage sensing (VSNS, SW, OV)

Connect a resistor ladder as shown in Z 8-4 for Overvoltage threshold programming.




図 8-4. Programming Overvoltage Threshold and Battery Sensing

A disconnect switch is integrated between VSNS and SW pins. This switch is turned OFF when EN/UVLO pin is pulled low. This helps to reduce the leakage current through the resistor divider network during system shutdown state (IGN\_OFF state).

#### 8.3.4 Low Iq Shutdown and Undervoltage Lockout (EN/UVLO)

The enable pin allows for the gate driver to be either enabled or disabled by an external signal. If the EN/UVLO pin voltage is greater than the rising threshold, the gate driver and charge pump operates as described in Charge Pump section. If EN/UVLO pin voltage is less than the input low threshold,  $V_{(ENF)}$ , the charge pump and both the gate drivers (DGATE and HGATE) are disabled placing the LM74810 in shutdown mode.

If  $V_{(ENF)} < V_{(EN/UVLO)} < V_{(UVLOF)}$  then only HGATE is disabled disconnecting the load from the supply, DGATE remains ON.

The EN/UVLO pin can withstand a maximum voltage of 65 V. For always ON operation connect EN/UVLO pin to VS.



#### 8.4 Device Functional Modes

The LM74810 enters shutdown mode when the EN/UVLO pin voltage is below the specified input low threshold  $V_{(ENF)}$ . Both the gate drivers and the charge pump are disabled in shutdown mode. During shutdown mode the LM74810 enters low IQ operation with a total input quiescent consumption of 2.87  $\mu$ A (typ). When the LM74810 is in shutdown mode, forward current flow to always ON loads connected to the common drain point of the back to back MOSFETs is not interrupted but is conducted through the MOSFET's body diode.

#### 8.5 Application Examples

# 8.5.1 Redundant Supply OR-ing With Inrush Current Limiting, Overvoltage Protection and ON/OFF Control




図 8-5. Redundant Supply OR-ing With Overvoltage Protection and ON/OFF Control

⊠ 8-5 shows the implementation of dual OR-ing with inrush current limiting, overvoltage protection and power path ON/OFF control. The input side SMBJ36CA TVS across the ideal diodes is required for ISO7637 Pulse 1 transient suppression to limit the input voltage within the device max voltage rating of –65 V.

R1 and R2 are the programming resistors for overvoltage protection (OVP) threshold. When the voltage at OVP pin exceeds OVP cut-off reference threshold then the HGATE driver turns OFF the FET Q3, disconnecting the power path and protecting the downstream load. HGATE goes high once the OVP pin voltage goes below the OVP falling hysteresis threshold. Use 0.1-µF to 1-µF capacitor across VS to CAP pins of the LM74810. This is the charge pump capacitor and acts as the supply for both the DGATE and HGATE driver stages. The DGATE driver of the LM74810 is equipped with 60-mA peak source current and 1.5-A peak sink current capability resulting in fast and efficient transient responses during the ISO16750 or LV124 short interruptions as well as AC superimpose testing.

Pull EN low during the sleep/standby mode. With EN low, both the DGATE and HGATE drivers are pulled low turning OFF both the power FETs. VOUT1 gets disconnected from the VBATT rail reducing the system  $I_Q$ . VOUT2 is gets power through the body diode of the MOSFET Q2 and this supply can be utilized for always ON loads. The LM74810 draws a 2.87- $\mu$ A current during this mode.



## 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

LM74810 controls two N-channel power MOSFETs with DGATE used to control diode MOSFET to emulate an ideal diode and HGATE controlling second MOSFET for power path cut-off when disabled or during an overvoltage protection. HGATE controlled MOSFET can be used to clamp the output during overvoltage or load dump conditions. LM74810 can be placed into low quiescent current mode using EN/UVLO, where both DGATE and HGATE are turned OFF.

#### 9.2 Typical 12-V Reverse Battery Protection Application

A typical application circuit of LM74810 configured to provide reverse battery protection with overvoltage protection is shown in  $\boxtimes$  9-1.




図 9-1. Typical Application Circuit for 12-V Reverse Battery Protection and Overvoltage Protection

#### 9.2.1 Design Requirements for 12-V Battery Protection

The system design requirements are listed in 表 9-1.

表 9-1. Design Parameters - 12-V Reverse Battery Protection and Overvoltage Protection

| DESIGN PARAMETER              | EXAMPLE VALUE  |
|-------------------------------|--|
| Operating Input Voltage Range | 12-V battery, 12-V nominal with 3.2-V Cold Crank and 35-V Load  Dump |
| Output Power                  | 200 W  |
| Output Current Range          | 12-A Nominal, 18-A maximum   |
| Input Capacitance             | 0.1-μF minimum   |
| Output Capacitance            | 0.1-μF minimum, (optional hold-up capacitor 470 μF)                  |
| Overvoltage Cut-off           | 37.0 V, output cut-off >37.0 V                                       |
| Battery Monitor Ratio         | 8:1  |

#### 9.2.2 Automotive Reverse Battery Protection

The LM74810 feature two separate gate control and driver outputs (DGATE and HGATE) to drive back to back N-channel MOSFETs. This enables LM74810 to provide comprehensive immunity with robust system protection during various automotive transient tests as per ISO 7637-2 and ISO 16750-2 standard as well as other automotive OEM standards. For more information, see the *Automotive EMC-compliant reverse-battery protection with ideal-diode controllers* article.

LM74810 gate drive output DGATE controls MOSFET Q1 to provide reverse battery protection and true reverse current blocking functionality. HGATE controls MOSFET Q2 to turn off the power path during input overvoltage condition. Resistor network R1, R2 and R3 connected to OV and SW can be configured for overvoltage protection and also for battery monitoring under normal operating conditions as well as reverse battery conditions. Bi-directional TVS D1 clamps the automotive transient input voltages on the 12-V battery, both positive and negative transients, to voltage levels safe for MOSFET Q1 and LM74810.

Fast reverse current blocking response and quick reverse recovery enables LM74810 to turn ON/OFF MOSFET Q1 during AC super imposed input and provide active rectification of the AC input superimposed on DC battery voltage. Fast reverse current blocking response of LM74810 helps to turn off MOSFET Q1 during negative transients inputs and input micro short interruption conditions where input can fall to 0-V for short duration.

#### 9.2.3 Detailed Design Procedure

#### 9.2.3.1 Design Considerations

表 9-1 summarizes the design parameters that must be known for designing an automotive reverse battery protection circuit with overvoltage cut-off. During power up, inrush current through MOSFET Q2 needs to be limited so that the MOSFET operates well within its SOA. Maximum load current, maximum ambient temperature and thermal properties of the PCB determine the R<sub>DSON</sub> of the MOSFET Q2 and maximum operating voltage determines the voltage rating of the MOSFET Q2. Selection of MOSFET Q2 is determined mainly by the maximum operating load current, maximum ambient temperature, maximum frequency of AC super imposed voltage ripple and ISO 7637-2 pulse 1 requirements. Overvoltage threshold is decided based on the rating of downstream DC/DC converter or other components after the reverse battery protection circuit. A single bidirectional TVS or two back-back uni-directional TVS are required to clamp input transients to a safe operating level for the MOSFETs Q1, Q2 and LM74810.

#### 9.2.3.2 Charge Pump Capacitance VCAP

Minimum required capacitance for charge pump VCAP is based on input capacitance of the MOSFET Q1,  $C_{ISS(MOSFET\_Q1)}$  and input capacitance of Q2  $C_{ISS(MOSFET)}$ .

Charge Pump VCAP: Minimum 0.1  $\mu$ F is required; recommended value of VCAP ( $\mu$ F)  $\geq$  10 x (  $C_{ISS(MOSFET\_Q1)} + C_{ISS(MOSFET\_Q2)}$ ) ( $\mu$ F).

#### 9.2.3.3 Input and Output Capacitance

A minimum input capacitance  $C_{IN}$  of 0.1  $\mu F$  and output capacitance  $C_{OUT}$  of 0.1  $\mu F$  is recommended.

#### 9.2.3.4 Hold-up Capacitance

Usually bulk capacitors are placed on the output due to various reasons such as uninterrupted operation during power interruption or micro-short at the input, hold-up requirements for doing a memory dump before turning of the module and filtering requirements as well. This design considers minimum bulk capacitors requirements for meeting functional status "A" during LV124 E10 test case 2 100-µs input interruption. To achieve functional pass status A, acceptable voltage droop in the output of LM74810 is based on the UVLO settings of downstream DC-DC converters. For this design, 4.0-V drop in output voltage for 100 µs is considered and the minimum hold-up capacitance required is calculated by

$$C_{HOLD\_UP\_MIN} = \frac{I_{LOAD\_MAX}}{dV_{OUT}} x 100 \,\mu s \tag{3}$$



Minimum hold-up capacitance required to hold output with 4.0-V drop at 18-A current for 100  $\mu$ s is 450  $\mu$ F. A 470-uF electrolytic capacitor is a closest standard value that can be placed at the output. Note that the typical application circuit shows the hold-up capacitor as optional because not all designs require hold-up capacitance.

#### 9.2.3.5 Overvoltage Protection and Battery Monitor

Resistors  $R_1$ ,  $R_2$  and  $R_3$  connected in series are used to program the overvoltage threshold and battery monitor ratio. The resistor values required for setting the overvoltage threshold  $V_{OV}$  to 37.0 V and battery monitor ratio  $V_{BATT\ MON}$ :  $V_{BATT\ MON}$ :  $V_{BATT\ MON}$ :  $V_{BATT\ MON}$  is  $V_{BATT\ MON}$ .

$$V_{OVR} = \frac{R_3}{R_1 + R_2 + R_3} x V_{OV}$$
(4)

$$V_{BAT\_MON} = \frac{R_2 + R_3}{R_1 + R_2 + R_3} x V_{BATT}$$
(5)

For minimizing the input current drawn from the battery through resistors  $R_1$ ,  $R_2$  and  $R_3$ , it recommended to use higher value of resistance. Using high value resistors will add error in the calculations because the current through the resistors at higher value will become comparable to the leakage current into the OV pin. Maximum leakage current into the OV pin is 1  $\mu$ A and choosing ( $R_1 + R_2 + R_3$ ) < 120 k $\Omega$  ensures current through resistors is 100 times greater than leakage through OV pin.

Based on the device electrical characteristics,  $V_{OVR}$  is 1.23 V and battery monitor ratio ( $V_{BATT\_MON}$  /  $V_{BATT}$ ) is designed for a ratio of 1/8. To limit ( $R_1 + R_2 + R_3$ ) < 120 kΩ, select ( $R_1 + R_2$ ) = 100 kΩ. Solving  $\pm$  4 gives  $R_3$  = 3.45 kΩ. Solving  $\pm$  5 for R2 using ( $R_1 + R_2$ ) = 100 kΩ and  $R_3$  = 3.45 kΩ, gives  $R_2$  = 9.48 kΩ and  $R_1$  = 90.52 kΩ.

Standard 1% resistor values closest to the calculated resistor values are R1 = 90.9 k $\Omega$ , R2 = 9.09 k $\Omega$  and R3 = 3.48 k $\Omega$ .

#### 9.2.4 MOSFET Selection: Blocking MOSFET Q1

For selecting the blocking MOSFET Q1, important electrical parameters are the maximum continuous drain current  $I_D$ , the maximum drain-to-source voltage  $V_{DS(MAX)}$ , the maximum drain-to-source voltage  $V_{GS(MAX)}$ , the maximum source current through body diode and the drain-to-source ON resistance  $R_{DSON}$ .

The maximum continuous drain current, I<sub>D</sub>, rating must exceed the maximum continuous load current.

The maximum drain-to-source voltage,  $V_{DS(MAX)}$ , must be high enough to withstand the highest differential voltage seen in the application. This would include all the automotive transient events and any anticipated fault conditions. It is recommended to use MOSFETs with  $V_{DS}$  voltage rating of 60 V along with a single bidirectional TVS or a  $V_{DS}$  rating 40-V maximum rating along with two unidirectional TVS connected back-back at the input.

The maximum  $V_{GS}$  LM74810 can drive is 14 V, so a MOSFET with 15-V minimum  $V_{GS}$  rating should be selected. If a MOSFET with < 15-V  $V_{GS}$  rating is selected, a zener diode can be used to clamp  $V_{GS}$  to safe level, but this would result in increased  $I_{Q}$  current.

To reduce the MOSFET conduction losses, lowest possible  $R_{DS(ON)}$  is preferred, but selecting a MOSFET based on low  $R_{DS(ON)}$  may not be beneficial always. Higher  $R_{DS(ON)}$  will provide increased voltage information to LM74810's reverse comparator at a lower reverse current. Reverse current detection is better with increased  $R_{DS(ON)}$ . Choosing a MOSFET with < 50-mV forward voltage drop at maximum current is a good starting point.

For active rectification of AC super imposed ripple on the battery supply voltage, gate-source charge  $Q_{GS}$  of Q1 must be selected to meet the required AC ripple frequency. Maximum gate-source charge  $Q_{GS}$  (at 4.5-V  $V_{GS}$ ) for active rectification every cycle is



$$Q_{GS\_MAX} = \frac{2.5mA}{F_{AC\_RIPPLE}}$$
 (6)

where 2.5 mA is minimum charge pump current at 7-V  $V_{DGATE}$  -  $V_{A}$ ,  $F_{AC\_RIPPLE}$  is frequency of the AC ripple superimposed on the battery and  $Q_{GS\_MAX}$  is the  $Q_{GS}$  value specified in manufacturer datasheet at 6-V  $V_{GS}$ . For active rectification at  $F_{AC\_RIPPLE}$  = 30 KHz,  $Q_{GS\_MAX}$  = 83 nC. Further for active rectification at  $F_{AC\_RIPPLE}$  = 200 KHz,  $Q_{GS\_MAX}$  = 12.5 nC.

Based on the design requirements, BUK9J0R9-40H MOSFET is selected and its ratings are:

- $40\text{-V} V_{DS(MAX)}$  and  $16\text{-V} V_{GS(MAX)}$
- $R_{DS(ON)}$  0.97-m $\Omega$  typical at 4.5-V  $V_{GS}$  and 0.82 m $\Omega$  rated at 10-V  $V_{GS}$
- MOSFÉT Q<sub>GS MAX</sub> 30.2 nC

Thermal resistance of the MOSFET should be considered against the expected maximum power dissipation in the MOSFET to ensure that the junction temperature (T<sub>J</sub>) is well controlled.

#### 9.2.5 MOSFET Selection: Hot-Swap MOSFET Q2

The  $V_{DS}$  rating of the MOSFET Q2 should be sufficient to handle the maximum system voltage along with the input transient voltage. For this 12-V design, transient overvoltage events are during suppressed load dump 35 V 400 ms and ISO 7637-2 pulse 2 A 50 V for 50  $\mu$ s. Further, ISO 7637-2 Pulse 3B is a very fast repetitive pulse of 100 V 100 ns that is usually absorbed by the input and output ceramic capacitors and the maximum voltage on the 12-V battery can be limited to < 40 V the minimum recommended input capacitance of 0.1  $\mu$ F. The 50-V SO 7637-2 Pulse 2 A can also be absorbed by input and output capacitors and its amplitude could be reduced to 40-V peak by placing sufficient amount of capacitance at input and output. For this 12-V design, a 40-V  $V_{DS}$  rated MOSFET is selected.

The VGS rating of the MOSFET Q2 should be higher than that maximum HGATE-OUT voltage 15 V.

Inrush current through the MOSFET during input hot-plug into the 12-V battery is determined by output capacitance. External capacitor on HGATE,  $C_{DVDT}$  is used to limit the inrush current during input hot-plug or startup. The value of inrush current determined by  $\not\equiv$  2 need to be selected to ensure that the MOSFET Q2 is operating well within its safe operating area (SOA). Considering  $C_{OUT}$  = 470  $\mu$ F and inrush current of 2.5 A, the calculated value of  $C_{DVDT}$  is 9.96 nF. Closest standard value of 10.0 nF is chosen for this design.

Duration of inrush current is calculated by:

$$dT_{INRUSH} = \frac{12}{I_{INRUSH}} x C_{OUT} \tag{7}$$

Calculated inrush current duration is 2.36 ms with 2.5-A inrush current.


MOSFET BUK9J0R9-40H having 40-V  $V_{DS}$  and 16 V  $V_{GS}$  rating is selected for Q2. Power dissipation during inrush is well within the MOSFET's safe operating area (SOA).

#### 9.2.6 TVS selection


For 40-V rated MOSFET, two bi-directional 600-W SMBJ TVS, SMBJ33A and SMBJ16A are recommended for input transient clamping and protection. For detailed explanation on TVS selection for 12-V battery systems, refer to TVS Selection for 12-V Battery Systems and refer to TVS Selection for 24-V Battery Systems for 24-V battery systems.



#### 9.2.7 Application Curves







#### 9.3 Do's and Don'ts

Leave exposed pad (RTN) of the IC floating. Do not connect it to the GND plane. Connecting RTN to GND disables the Reverse Polarity protection feature.



#### 9.4 Power Supply Recommendations

#### 9.4.1 Transient Protection

When the external MOSFETs turn OFF during the conditions such as overvoltage cut-off, reverse current blocking, EN/UVLO causing an interruption of the current flow, the input line inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) depends on the value of inductance in series to the input or output of the device. These transients can exceed the *Absolute Maximum Ratings* of the device if steps are not taken to address the issue.

Typical methods for addressing transients include:

- · Minimizing lead length and inductance into and out of the device
- Using large PCB GND plane
- Use of a Schottky diode across the output and GND to absorb negative spikes
- A low value ceramic capacitor (C<sub>(IN)</sub> to approximately 0.1 μF) to absorb the energy and dampen the transients.

The approximate value of input capacitance can be estimated with  $\pm$  8.


$$V_{\text{spike}(\text{Absolute})} = V_{\text{(IN)}} + I_{\text{(Load)}} \times \sqrt{\frac{L_{\text{(IN)}}}{C_{\text{(IN)}}}}$$
(8)

where

- V<sub>(IN)</sub> is the nominal supply voltage
- I<sub>(LOAD)</sub> is the load current
- L<sub>(IN)</sub> equals the effective inductance seen looking into the source
- C<sub>(IN)</sub> is the capacitance present at the input

Some applications may require additional Transient Voltage Suppressor (TVS) to prevent transients from exceeding the *Absolute Maximum Ratings* of the device. These transients can occur during EMC testing such as automotive ISO7637 pulses.

The circuit implementation with optional protection components (a ceramic capacitor, TVS and schottky diode) is shown in  $\boxtimes$  9-14



<sup>\*</sup> Optional components needed for suppression of transients

☑ 9-14. Circuit Implementation with Optional Protection Components for LM7481



#### 9.4.2 TVS Selection for 12-V Battery Systems

In selecting the TVS, important specifications are breakdown voltage and clamping voltage. The breakdown voltage of the TVS+ should be higher than 24-V jump start voltage and 35-V suppressed load dump voltage and less than the maximum ratings of LM7481 (65 V). The breakdown voltage of TVS- should be beyond than maximum reverse battery voltage –16 V, so that the TVS- is not damaged due to long time exposure to reverse connected battery.

Clamping voltage is the voltage the TVS diode clamps in high current pulse situations and this voltage is much higher than the breakdown voltage. In the case of an ISO 7637-2 pulse 1, the input voltage goes up to -150 V with a generator impedance of 10  $\Omega$ . This translates to 15 A flowing through the TVS - and the voltage across the TVS would be close to its clamping voltage.

The next criterion is that the absolute maximum rating of cathode to anode voltage of the LM7481 (85 V) and the maximum  $V_{DS}$  rating MOSFET are not exceeded. In the design example, 40-V rated MOSFET is chosen and maximum limit on the cathode to anode voltage is 40 V.

During ISO 7637-2 pulse 1, the anode of LM7481 is pulled down by the ISO pulse, clamped by TVS- and the MOSFET Q1 is turned off quickly to prevent reverse current from discharging the bulk output capacitors. When the MOSFET turns off, the cathode to anode voltage seen is equal to (TVS Clamping voltage + Output capacitor voltage). If the maximum voltage on output capacitor is 16 V (maximum battery voltage), then the clamping voltage of the TVS- should not exceed, (40 V - 16) V = -24 V.

On the positive side, the SMBJ33A TVS diode can be used for 12-V battery protection application. The breakdown voltage of 36.7 V meets the jump start, load dump requirements on the positive side. On the negative side, TVS has to withstand 16-V reverse battery connection and clamping voltage has to be -(40 V - 16 V) = -24 V. SMBJ16A can be used.

However if 60-V rated MOSFET is selected, a single bi-directional TVS SMBJ33CA is recommended. SMBJ series of TVS' are rated up to 600-W peak pulse power levels and are sufficient for ISO 7637-2 pulses.

#### 9.4.3 TVS Selection for 24-V Battery Systems

For 24-V battery protection application, the TVS and MOSFET Q1 and Q2 needs to be changed to suit 24-V battery requirements.

The breakdown voltage of the TVS+ should be higher than 48-V jump start voltage, less than the absolute maximum ratings of anode and enable pin of LM74810 (70 V) and should withstand 65-V suppressed load dump. The breakdown voltage of TVS- should be lower than maximum reverse battery voltage –32 V, so that the TVS- is not damaged due to long time exposure to reverse connected battery.

During ISO 7637-2 pulse 1, the input voltage goes up to -600 V with a generator impedance of  $50 \Omega$ . This translates to 12-A flowing through the TVS-. The clamping voltage of the TVS- cannot be same as that of 12-V battery protection circuit because during the ISO 7637-2 pulse, the Anode to Cathode voltage seen is equal to (TVS Clamping voltage + Output capacitor voltage). For 24-V battery application, the maximum battery voltage is 32 V, then the clamping voltage of the TVS- should not exceed, 85 V - 32 V = 53 V.

Single bi-directional TVS cannot be used for 24-V battery protection because breakdown voltage for TVS+  $\geq$  65V, maximum clamping voltage is  $\leq$  53 V and the clamping voltage cannot be less than the breakdown voltage. Two un-directional TVS connected back-back needs to be used at the input. For positive side TVS+, SMBJ58A with the breakdown voltage of 64.4 V (minimum), 67.8 (typical) is recommended. For the negative side TVS-, SMBJ28A with breakdown voltage close to 32 V (to withstand maximum reverse battery voltage -32 V) and maximum clamping voltage of 42.1 V is recommended.

For 24-V battery protection, a 75-V rated MOSFET is recommended to be used along with SMBJ28A and SMBJ58A connected back-back at the input.



#### 9.5 Layout

#### 9.5.1 Layout Guidelines

- For the ideal diode stage, connect A, DGATE and C pins of LM7481 close to the MOSFET's SOURCE, GATE and DRAIN pins.
- For the load disconnect stage, connect HGATE and OUT pins of LM7481 close to the MOSFET's GATE and SOURCE pins.
- The high current path of for this solution is through the MOSFET, therefore it is important to use thick and short traces for source and drain of the MOSFET to minimize resistive losses.
- The DGATE pin of the LM7481 must be connected to the MOSFET GATE with short trace.
- Place transient suppression components close to LM7481.
- Place the decopuling capacitor, C<sub>VS</sub> close to VS pin and chip GND.
- The charge pump capacitor across CAP and VS pins must be kept away from the MOSFET to lower the thermal effects on the capacitance value.
- Obtaining acceptable performance with alternate layout schemes is possible, however the layout shown in the *Layout Example* is intended as a guideline and to produce good results.

#### 9.5.2 Layout Example




図 9-15. PCB Layout Example



# 10 Device and Documentation Support

### 10.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 10.2 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 10.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 10.5 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

#### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 9-Nov-2023

#### PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan     | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| LM74810MDRRR     | ACTIVE | WSON         | DRR                | 12   | 3000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -55 to 125   | T74810                  | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LM7481:

# **PACKAGE OPTION ADDENDUM**

www.ti.com 9-Nov-2023

• Automotive : LM7481-Q1


NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

3 x 3, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

PLASTIC QUAD FLAT PACK- NO LEAD




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated