

🕳 Order

Now



LMR12010

参考資料

JAJSHK7B-SEPTEMBER 2011-REVISED JUNE 2019

LMR12010 3V~20V、1A 降圧型 DC/DC スイッチング・レギュレータ、 SOT-23

Technical

Documents

1 特長

- 入力電圧範囲: 3V~20V
- 出力電圧範囲: 0.8V~17V
- 出力電流:最大 1A
- スイッチング周波数: 1.6MHz (LMR12010X)、 3MHz (LMR12010Y)
- 低いシャットダウン I_Q: 30nA (標準値)
- 内部ソフトスタート
- 内部補償
- 電流モード PWM 動作
- サーマル・シャットダウン
- ソリューション全体の小型化によりシステムのコ ストを削減
- 薄型 6 ピン SOT-23 パッケージ (2.97 × 1.65 × 1mm)
- WEBENCH[®] Power Designer により、LMR12010 を使用するカスタム設計を作成
- 2 アプリケーション
- 3.3V、5V、12V レールからのポイント・オブ・ ロード変換
- スペースに制約のあるアプリケーション
- バッテリ駆動の機器
- 産業用分散電源アプリケーション
- 電力計
- 携帯用ハンドヘルド計測器

3 概要

🧷 Tools &

Software

LMR12010 レギュレータは、6 ピンの薄型 SOT23 パッ ケージのモノリシック高周波数 PWM 降圧型 DC/DC コン バータです。ローカル DC/DC 変換に必要なアクティブ機 能をすべて内蔵し、高速過渡応答と正確なレギュレーショ ンを、極めて小さな PCB 面積で実現しています。

Support &

Community

22

最小限の外付け部品と、WEBENCH でのオンライン設計 サポートにより、LMR12010 は簡単に使用できます。最先 端の 0.5µm BiCMOS テクノロジを使用した内蔵 300mΩ NMOS スイッチにより 1A の負荷を駆動できるため、電力 密度を最大限に高めることができます。世界最先端の制 御回路により、最短で 13ns のオン時間を実現することか ら、3V~20Vの入力動作範囲にわたって最小 0.8Vの出 力電圧に極めて高い周波数で変換できます。スイッチング 周波数は内部で 1.6MHz (LMR12010X) または 3MHz (LMR12010Y) に設定されるため、超小型の表面実装イ ンダクタおよびチップ・コンデンサを使用できます。動作周 波数が非常に高いにもかかわらず、最大90%の高い効率 を簡単に実現できます。外部からのシャットダウン機能を 備えており、スタンバイ電流が30nAと非常に低くなってい ます。LMR12010 は電流モード制御と内部補償を活用 し、広範な動作条件にわたって高性能のレギュレーション を行います。追加機能として、内部ソフトスタート回路によ る突入電流の低減、パルス単位の電流制限、サーマル・ シャットダウン、出力過電圧保護が搭載されています。

製品情報(1)

型番	パッケージ	本体サイズ(公称)		
MR12010	SOT-23-THIN (6)	2.90mm×1.60mm		

(1) 提供されているすべてのパッケージについては、データシートの末 尾にある注文情報を参照してください。

代表的なアプリケーション

L



目次

1	特長	
2	アプ	リケーション1
3	概要	[[] 1
4	改訂	「履歴2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	Recommended Operating Ratings 4
	6.3	Electrical Characteristics5
	6.4	Typical Characteristics
7	Deta	ailed Description
	7.1	Overview
	7.2	Functional Block Diagram 10
	7.3	Feature Description 11

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision A (September 2011) から Revision B に変更

•	編集上の変更のみ、WEBE	NCH のリンクを追加	
---	---------------	-------------	--

8	App	lication and Implementation 15
	8.1	Application Information 15
	8.2	Typical Application 15
9	Layo	out 21
	9.1	Layout Considerations 21
	9.2	Calculating The LMR12010 Junction Temperature 21
10	デバ	イスおよびドキュメントのサポート
	10.1	デバイス・サポート24
	10.2	ドキュメントの更新通知を受け取る方法
	10.3	コミュニティ・リソース24
	10.4	商標
	10.5	静電気放電に関する注意事項 24
	10.6	Glossary
11	メカニ	ニカル、パッケージ、および注文情報

TEXAS INSTRUMENTS

www.ti.com

Page



5 Pin Configuration and Functions





Pin Descriptions

PIN		DESCRIPTION		
NO.	NAME	DESCRIPTION		
1	BOOST	Boost voltage that drives the internal NMOS control switch. A bootstrap capacitor is connected between the BOOST and SW pins.		
2	GND	Signal and Power ground pin. Place the bottom resistor of the feedback network as close as possible to this pin for accurate regulation.		
3	FB	Feedback pin. Connect FB to the external resistor divider to set output voltage.		
4	EN	Enable control input. Logic high enables operation. Do not allow this pin to float or be greater than V_{IN} + 0.3V.		
5	V _{IN}	Input supply voltage. Connect a bypass capacitor to this pin.		
6	SW	Output switch. Connects to the inductor, catch diode, and bootstrap capacitor.		



6 Specifications

6.1 Absolute Maximum Ratings

See notes (1)(2).

V _{IN}	-0.5V to 24V
SW Voltage	-0.5V to 24V
Boost Voltage	-0.5V to 30V
Boost to SW Voltage	-0.5V to 6.0V
FB Voltage	-0.5V to 3.0V
EN Voltage	-0.5V to (V _{IN} + 0.3V)
Junction Temperature	150°C
ESD Susceptibility ⁽³⁾	2kV
Storage Temperature Range	-65°C to 150°C
	·

For soldering specifications: see SNOA549

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended operating ratings indicate conditions for which the device is intended to be functional, but specific performance is not verified. For verified specifications and the test conditions, see *Electrical Characteristics*

(3) Human body model, $1.5k\Omega$ in series with 100pF.

6.2 Recommended Operating Ratings ⁽¹⁾

V _{IN}	3V to 20V
SW Voltage	-0.5V to 20V
Boost Voltage	-0.5V to 25V
Boost to SW Voltage	1.6V to 5.5V
Junction Temperature Range	-40°C to +125°C
Thermal Resistance $\theta_{JA}^{(2)}$	118°C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended operating ratings indicate conditions for which the device is intended to be functional, but specific performance is not verified. For verified specifications and the test conditions, see *Electrical Characteristics*

(2) Thermal shutdown will occur if the junction temperature exceeds 165°C. The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a 3" x 3" PC board with 2oz. copper on 4 layers in still air. For a 2 layer board using 1 oz. copper in still air, $\theta_{JA} = 204^{\circ}$ C/W.

⁽²⁾ If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/Distributors for availability and specifications.

6.3 Electrical Characteristics

Specifications with standard typeface are for $T_J = 25^{\circ}$ C, and those in **boldface type** apply over the full **Operating Temperature Range** ($T_J = -40^{\circ}$ C to 125° C). $V_{IN} = 5$ V, $V_{BOOST} - V_{SW} = 5$ V unless otherwise specified. Datasheet min/max specification limits are specified by design, test, or statistical analysis.

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
V _{FB}	Feedback Voltage		0.784	0.800	0.816	V
$\Delta V_{FB} / \Delta V_{IN}$	Feedback Voltage Line Regulation	$V_{IN} = 3V$ to 20V		0.01		% / V
I _{FB}	Feedback Input Bias Current	Sink/Source		10	250	nA
	Undervoltage Lockout	V _{IN} Rising		2.74	2.90	
UVLO	Undervoltage Lockout	V _{IN} Falling	2.0	2.3		V
	UVLO Hysteresis		0.30	0.44	0.62	
-		LMR12010X	1.2	1.6	1.9	N411-
FSW	Switching Frequency	LMR12010Y	2.2	3.0	3.6	MHZ
	Maximum Duty Cycle	LMR12010X	85%	92%		
D _{MAX}		LMR12010Y	78%	85%		
6	Minimum Duty Cycle	LMR12010X		2%		
D _{MIN}		LMR12010Y		8%		
R _{DS(ON)}	Switch ON Resistance	$V_{BOOST} - V_{SW} = 3V$		300	600	mΩ
I _{CL}	Switch Current Limit	$V_{BOOST} - V_{SW} = 3V$	1.2	1.7	2.5	А
Ι _Q	Quiescent Current	Switching		1.5	2.5	mA
	Quiescent Current (shutdown)	$V_{EN} = 0V$		30		nA
	Boost Pin Current	LMR12010X (50% Duty Cycle)		2.5	3.5	mA
BOOST		LMR12010Y (50% Duty Cycle)		4.25	6.0	
	Shutdown Threshold Voltage	V _{EN} Falling			0.4	
VEN_TH	Enable Threshold Voltage V _{EN} Rising 1.8				V	
I _{EN}	Enable Pin Current	Sink/Source		10		nA
I _{SW}	Switch Leakage			40		nA

Specified to Average Outgoing Quality Level (AOQL).
 Typicals represent the most likely parametric norm.

LMR12010 JAJSHK7B-SEPTEMBER 2011-REVISED JUNE 2019



www.ti.com

6.4 Typical Characteristics

All curves taken at V_{IN} = 5V, V_{BOOST} - V_{SW} = 5V, L1 = 4.7 µH ("X"), L1 = 2.2 µH ("Y") and T_A = 25°C, unless specified otherwise.





Typical Characteristics (continued)

All curves taken at V_{IN} = 5V, V_{BOOST} - V_{SW} = 5V, L1 = 4.7 µH ("X"), L1 = 2.2 µH ("Y") and T_A = 25°C, unless specified otherwise.





Typical Characteristics (continued)

All curves taken at V_{IN} = 5V, V_{BOOST} - V_{SW} = 5V, L1 = 4.7 μ H ("X"), L1 = 2.2 μ H ("Y") and T_A = 25°C, unless specified otherwise.





7 Detailed Description

7.1 Overview

The LMR12010 is a constant frequency PWM buck regulator IC that delivers a 1-A load current. The regulator has a preset switching frequency of either 3 MHz (LMR12010Y) or 1.6 MHz (LMR12010X). These high frequencies allow the LMR12010 to operate with small surface mount capacitors and inductors, resulting in DC/DC converters that require a minimum amount of board space. The LMR12010 is internally compensated, so it is simple to use, and requires few external components. The LMR12010 uses current-mode control to regulate the output voltage.

The following operating description of the LMR12010 refers to the functional block diagram (*Functional Block Diagram*) and to the waveforms in Figure 14. The LMR12010 supplies a regulated output voltage by switching the internal NMOS control switch at constant frequency and variable duty cycle. A switching cycle begins at the falling edge of the reset pulse generated by the internal oscillator. When this pulse goes low, the output control logic turns on the internal NMOS control switch. During this on-time, the SW pin voltage (V_{SW}) swings up to approximately V_{IN}, and the inductor current (I_L) increases with a linear slope. I_L is measured by the current-sense amplifier, which generates an output proportional to the switch current. The sense signal is summed with the regulator's corrective ramp and compared to the error amplifier's output, which is proportional to the difference between the feedback voltage and V_{REF}. When the PWM comparator output goes high, the output switch turns off until the next switching cycle begins. During the switch off-time, inductor current discharges through Schottky diode D1, which forces the SW pin to swing below ground by the forward voltage (V_D) of the catch diode. The regulator loop adjusts the duty cycle (D) to maintain a constant output voltage.



Figure 14. LMR12010 Waveforms Of SW Pin Voltage and Inductor Current

TEXAS INSTRUMENTS

www.ti.com

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Boost Function

LMR12010 JAJSHK7B-SEPTEMBER 2011-REVISED JUNE 2019

Capacitor C_{BOOST} and diode D2 in Figure 15 are used to generate a voltage V_{BOOST} . $V_{BOOST} - V_{SW}$ is the gatedrive voltage to the internal NMOS control switch. To properly drive the internal NMOS switch during its on-time, V_{BOOST} needs to be at least 1.6 V greater than V_{SW} . Although the LMR12010 operates with this minimum voltage, it may not have sufficient gate drive to supply large values of output current. Therefore, it is recommended that V_{BOOST} be greater than 2.5 V above V_{SW} for best efficiency. $V_{BOOST} - V_{SW}$ should not exceed the maximum operating limit of 5.5 V.

5.5 V > $V_{BOOST} - V_{SW}$ > 2.5 V for best performance.



Figure 15. V_{OUT} Charges C_{BOOST}

When the LMR12010 starts up, internal circuitry from the BOOST pin supplies a maximum of 20 mA to C_{BOOST} . This current charges C_{BOOST} to a voltage sufficient to turn the switch on. The BOOST pin continues to source current to C_{BOOST} until the voltage at the feedback pin is greater than 0.76 V.

There are various methods to derive V_{BOOST} :

- 1. From the input voltage (V_{IN})
- 2. From the output voltage (V_{OUT})
- 3. From an external distributed voltage rail (V_{EXT})
- 4. From a shunt or series zener diode

In the *Functional Block Diagram*, capacitor C_{BOOST} and diode D2 supply the gate-drive current for the NMOS switch. Capacitor C_{BOOST} is charged via diode D2 by V_{IN} . During a normal switching cycle, when the internal NMOS control switch is off (T_{OFF}) (refer to Figure 14), V_{BOOST} equals V_{IN} minus the forward voltage of D2 (V_{FD2}), during which the current in the inductor (L) forward biases the Schottky diode D1 (V_{FD1}). Therefore the voltage stored across C_{BOOST} is

$$V_{\text{BOOST}} - V_{\text{SW}} = V_{\text{IN}} - V_{\text{FD2}} + V_{\text{FD1}}$$
(1)

When the NMOS switch turns on (T_{ON}), the switch pin rises to

$$V_{SW} = V_{IN} - (R_{DSON} \times I_L), \qquad (2)$$

forcing V_{BOOST} to rise thus reverse biasing D2. The voltage at V_{BOOST} is then

$$V_{\text{BOOST}} = 2 V_{\text{IN}} - (R_{\text{DSON}} \times I_{\text{L}}) - V_{\text{FD2}} + V_{\text{FD1}}$$
(3)

which is approximately

 $V_{IN} - 0.2 V$

 $2V_{IN} - 0.4 V$ (4)

for many applications. Thus the gate-drive voltage of the NMOS switch is approximately

(5)

An alternate method for charging C_{BOOST} is to connect D2 to the output as shown in Figure 15. The output voltage must be between 2.5 V and 5.5 V, so that proper gate voltage will be applied to the internal switch. In this circuit, C_{BOOST} provides a gate-drive voltage that is slightly less than V_{OUT} .



(6)

(7)

(9)

Feature Description (continued)

In applications where both V_{IN} and V_{OUT} are greater than 5.5 V, or less than 3 V, C_{BOOST} cannot be charged directly from these voltages. If V_{IN} and V_{OUT} are greater than 5.5 V, C_{BOOST} can be charged from V_{IN} or V_{OUT} minus a zener voltage by placing a zener diode D3 in series with D2, as shown in Figure 16. When using a series zener diode from the input, ensure that the regulation of the input supply doesn't create a voltage that falls outside the recommended V_{BOOST} voltage.

$$(V_{INMAX} - V_{D3}) < 5.5 V$$

 $(V_{\rm INMIN} - V_{\rm D3}) > 1.6~\rm V$



Figure 16. Zener Reduces Boost Voltage From V_{IN}

An alternative method is to place the zener diode D3 in a shunt configuration as shown in Figure 17. A small 350-mW to 500-mW, 5.1-V zener in a SOT-23 or SOD package can be used for this purpose. Place a small ceramic capacitor such as a 6.3-V, 0.1- μ F capacitor (C4) in parallel with the zener diode. When the internal NMOS switch turns on, a pulse of current is drawn to charge the internal NMOS gate capacitance. The 0.1 μ F parallel shunt capacitor ensures that the V_{BOOST} voltage is maintained during this time.

Resistor R3 should be chosen to provide enough RMS current to the zener diode (D3) and to the BOOST pin. A recommended choice for the zener current (I_{ZENER}) is 1 mA. The current I_{BOOST} into the BOOST pin supplies the gate current of the NMOS control switch and varies typically according to the following formula for the X version:

 $I_{BOOST} = 0.56 \times (D + 0.54) \times (V_{ZENER} - V_{D2}) \text{ mA}$

 I_{BOOST} can be calculated for the Y version using the following:

 $I_{BOOST} = (D + 0.5) \times (V_{ZENER} - V_{D2}) \text{ mA}$

where

- D is the duty cycle
- V_{ZENER} and V_{D2} are in volts
- I_{BOOST} is in milliamps

 V_{ZENER} is the voltage applied to the anode of the boost diode (D2), and V_{D2} is the average forward voltage across D2. Note that this formula for I_{BOOST} gives typical current. For the worst case I_{BOOST} , increase the current by 40%. In that case, the worst case boost current will be

$$I_{\text{BOOST-MAX}} = 1.4 \times I_{\text{BOOST}} \tag{8}$$

R3 will then be given by

$$R3 = (V_{IN} - V_{ZENER}) / (1.4 \times I_{BOOST} + I_{ZENER})$$

For example, using the X-version let V_{IN} = 10 V, V_{ZENER} = 5 V, V_{D2} = 0.7 V, I_{ZENER} = 1 mA, and duty cycle D = 50%. Then

$$I_{BOOST} = 0.56 \times (0.5 + 0.54) \times (5 - 0.7) \text{ mA} = 2.5 \text{ mA}$$
(10)

$$R3 = (10 V - 5 V) / (1.4 \times 2.5 mA + 1 mA) = 1.11 k\Omega$$
(11)



Feature Description (continued)



Figure 17. Boost Voltage Supplied From the Shunt Zener on $\rm V_{\rm IN}$



Figure 18. V_{BOOST} Derived From V_{IN}



Figure 19. V_{BOOST} Derived From Series Zener Diode (V_{OUT})



Feature Description (continued)

7.3.2 Enable Pin / Shutdown Mode

The LMR12010 has a shutdown mode that is controlled by the enable pin (EN). When a logic low voltage is applied to EN, the part is in shutdown mode and its quiescent current drops to typically 30 nA. Switch leakage adds another 40 nA from the input supply. The voltage at this pin must never exceed V_{IN} + 0.3 V.

7.3.3 Soft Start

This function forces V_{OUT} to increase at a controlled rate during start up. During soft start, the error amplifier's reference voltage ramps from 0V to its nominal value of 0.8 V in approximately 200 µs. This forces the regulator output to ramp up in a more linear and controlled fashion, which helps reduce inrush current. Under some circumstances at start-up, an output voltage overshoot may still be observed. This may be due to a large output load applied during start up. Large amounts of output external capacitance can also increase output voltage overshoot. A simple solution is to add a feed forward capacitor with a value between 470 pf and 1000 pf across the top feedback resistor (R1).

7.3.4 Output Overvoltage Protection

The overvoltage comparator compares the FB pin voltage to a voltage that is 10% higher than the internal reference Vref. Once the FB pin voltage goes 10% above the internal reference, the internal NMOS control switch is turned off, which allows the output voltage to decrease toward regulation.

7.3.5 Undervoltage Lockout

Undervoltage lockout (UVLO) prevents the LMR12010 from operating until the input voltage exceeds 2.74 V (typical).

The UVLO threshold has approximately 440 mV of hysteresis, so the part will operate until V_{IN} drops below 2.3 V (typical). Hysteresis prevents the part from turning off during power up if V_{IN} is non-monotonic.

7.3.6 Current Limit

The LMR12010 uses cycle-by-cycle current limiting to protect the output switch. During each switching cycle, a current limit comparator detects if the output switch current exceeds 1.7 A (typical), and turns off the switch until the next switching cycle begins.

7.3.7 Thermal Shutdown

Thermal shutdown limits total power dissipation by turning off the output switch when the IC junction temperature exceeds 165°C. After thermal shutdown occurs, the output switch doesn't turn on until the junction temperature drops to approximately 150°C.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LMR12010 regulator is a monolithic, high frequency, PWM step-down DC/DC converter in a 6-pin thin SOT23 package. Switching frequency is internally set to 1.6 MHz (LMR12010X) or 3 MHz (LMR12010Y), allowing the use of extremely small surface mount inductors and chip capacitors.

8.2 Typical Application



Figure 20. Typical Application Schematic

8.2.1 Detailed Design Procedure

8.2.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMR12010 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

Typical Application (continued)

8.2.1.2 Inductor Selection

The duty cycle (D) can be approximated quickly using the ratio of output voltage (V_O) to input voltage (V_{IN}):

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{O}}}{\mathsf{V}_{\mathsf{IN}}} \tag{12}$$

The catch diode (D1) forward voltage drop and the voltage drop across the internal NMOS must be included to calculate a more accurate duty cycle. Calculate D by using the following formula:

$$D = \frac{V_O + V_D}{V_{IN} + V_D - V_{SW}}$$
(13)

V_{SW} can be approximated by:

 $I_{IPK} = I_0 + \Delta I_1/2$

$$V_{SW} = I_O \times R_{DS(ON)}$$
(14)

The diode forward drop (V_D) can range from 0.3V to 0.7V depending on the quality of the diode. The lower V_D is, the higher the operating efficiency of the converter.

The inductor value determines the output ripple current. Lower inductor values decrease the size of the inductor, but increase the output ripple current. An increase in the inductor value will decrease the output ripple current. The ratio of ripple current (Δi_L) to output current (I_O) is optimized when it is set between 0.3 and 0.4 at 1 A. The ratio r is defined as:

$$r = \frac{\Delta I_L}{I_O}$$
(15)

One must also ensure that the minimum current limit (1.2 A) is not exceeded, so the peak current in the inductor must be calculated. The peak current (I_{LPK}) in the inductor is calculated by:

If r = 0.5 at an output of 1 A, the peak current in the inductor will be 1.25 A. The minimum verified current limit over all operating conditions is 1.2 A. One can either reduce r to 0.4 resulting in a 1.2-A peak current, or make the engineering judgement that 50 mA over will be safe enough with a 1.7-A typical current limit and 6 sigma limits. When the designed maximum output current is reduced, the ratio r can be increased. At a current of 0.1 A, r can be made as high as 0.9. The ripple ratio can be increased at lighter loads because the net ripple is actually quite low, and if r remains constant the inductor value can be made quite large. An equation empirically developed for the maximum ripple ratio at any current below 2 A is: $r = 0.387 \times I_{OUT}^{-0.3667}$ (17)

Note that this is just a guideline.

The LMR12010 operates at frequencies allowing the use of ceramic output capacitors without compromising transient response. Ceramic capacitors allow higher inductor ripple without significantly increasing output ripple. See the Output Capacitor for more details on calculating output voltage ripple.

Now that the ripple current or ripple ratio is determined, the inductance is calculated by:

$$L = \frac{V_{O} + V_{D}}{I_{O} x r x f_{S}} x (1-D)$$

where

16

- f_s is the switching frequency
- I_O is the output current

When selecting an inductor, make sure that it is capable of supporting the peak output current without saturating. Inductor saturation will result in a sudden reduction in inductance and prevent the regulator from operating correctly. Because of the speed of the internal current limit, the peak current of the inductor need only be specified for the required maximum output current. For example, if the designed maximum output current is 0.5 A and the peak current is 0.7 A, then the inductor should be specified with a saturation current limit of >0.7 A.

(18)

Copyright © 2011–2019, Texas Instruments Incorporated

(14)

(16)



Typical Application (continued)

There is no need to specify the saturation or peak current of the inductor at the 1.7-A typical switch current limit. The difference in inductor size is a factor of 5. Because of the operating frequency of the LMR12010, ferrite based inductors are preferred to minimize core losses. This presents little restriction since the variety of ferrite based inductors is huge. Lastly, inductors with lower series resistance (DCR) provide better operating efficiency. For recommended inductors see example circuits.

8.2.1.3 Input Capacitor

An input capacitor is necessary to ensure that V_{IN} does not drop excessively during switching transients. The primary specifications of the input capacitor are capacitance, voltage, RMS current rating, and equivalent series inductance (ESL). The recommended input capacitance is 10 μ F, although 4.7 μ F works well for input voltages below 6 V. The input voltage rating is specifically stated by the capacitor manufacturer. Make sure to check any recommended deratings and also verify if there is any significant change in capacitance at the operating input voltage and the operating temperature. The input capacitor maximum RMS input current rating (I_{RMS-IN}) must be greater than:

$$I_{\text{RMS-IN}} = I_{\text{O}} \times \sqrt{D \times \left(1 - D + \frac{r^2}{12}\right)}$$
(19)

It can be shown from Equation 19 that maximum RMS capacitor current occurs when D = 0.5. Always calculate the RMS at the point where the duty cycle, D, is closest to 0.5. The ESL of an input capacitor is usually determined by the effective cross sectional area of the current path. A large leaded capacitor will have high ESL and a 0805 ceramic chip capacitor will have very low ESL. At the operating frequencies of the LMR12010, certain capacitors may have an ESL so large that the resulting impedance (2π fL) will be higher than that required to provide stable operation. As a result, surface mount capacitors are strongly recommended. Sanyo POSCAP, Tantalum or Niobium, Panasonic SP or Cornell Dubilier ESR, and multilayer ceramic capacitors (MLCC) are all good choices for both input and output capacitors and have very low ESL. For MLCCs TI recommends using X7R or X5R dielectrics. Consult capacitor manufacturer datasheet to see how rated capacitance varies over operating conditions.

8.2.1.4 Output Capacitor

The output capacitor is selected based upon the desired output ripple and transient response. The initial current of a load transient is provided mainly by the output capacitor. The output ripple of the converter is:

$$\Delta V_{\rm O} = \Delta i_{\rm L} \times \left(\mathsf{R}_{\rm ESR} + \frac{1}{8 \times f_{\rm S} \times C_{\rm O}} \right)$$
(20)

When using MLCCs, the ESR is typically so low that the capacitive ripple may dominate. When this occurs, the output ripple will be approximately sinusoidal and 90° phase shifted from the switching action. Given the availability and quality of MLCCs and the expected output voltage of designs using the LMR12010, there is really no need to review any other capacitor technologies. Another benefit of ceramic capacitors is their ability to bypass high frequency noise. A certain amount of switching edge noise will couple through parasitic capacitances in the inductor to the output. A ceramic capacitor will bypass this noise while a tantalum will not. Since the output capacitor is one of the two external components that control the stability of the regulator control loop, most applications will require a minimum at 10 μ F of output capacitance. Capacitance can be increased significantly with little detriment to the regulator stability. Like the input capacitor, recommended multilayer ceramic capacitors are X7R or X5R. Again, verify actual capacitance at the desired operating voltage and temperature.

Check the RMS current rating of the capacitor. The RMS current rating of the capacitor chosen must also meet the following condition:

$$I_{\text{RMS-OUT}} = I_0 \times \frac{1}{\sqrt{12}}$$
(21)



(22)

Typical Application (continued)

8.2.1.5 Catch Diode

The catch diode (D1) conducts during the switch off-time. A Schottky diode is recommended for its fast switching times and low forward voltage drop. The catch diode should be chosen so that its current rating is greater than:

$$I_{D1} = I_{O} \times (1-D)$$

The reverse breakdown rating of the diode must be at least the maximum input voltage plus appropriate margin. To improve efficiency choose a Schottky diode with a low forward voltage drop.

8.2.1.6 Boost Diode

A standard diode such as the 1N4148 type is recommended. For V_{BOOST} circuits derived from voltages less than 3.3 V, a small-signal Schottky diode is recommended for greater efficiency. A good choice is the BAT54 small signal diode.

8.2.1.7 Boost Capacitor

A ceramic 0.01µF capacitor with a voltage rating of at least 6.3 V is sufficient. The X7R and X5R MLCCs provide the best performance.

8.2.1.8 Output Voltage

The output voltage is set using the following equation where R2 is connected between the FB pin and GND, and R1 is connected between V_0 and the FB pin. A good value for R2 is 10 k Ω .

$$R1 = \left(\frac{V_{O}}{V_{REF}} - 1\right) \times R2$$
(23)

8.2.1.9 Calculating Efficiency, and Junction Temperature

The complete LMR12010 DC/DC converter efficiency can be calculated in the following manner.

$$\eta = \frac{\mathsf{P}_{\mathsf{OUT}}}{\mathsf{P}_{\mathsf{IN}}} \tag{24}$$

Or

r

$$I = \frac{P_{OUT}}{P_{OUT} + P_{LOSS}}$$
(25)

Calculations for determining the most significant power losses are shown below. Other losses totaling less than 2% are not discussed.

Power loss (P_{LOSS}) is the sum of two basic types of losses in the converter, switching and conduction. Conduction losses usually dominate at higher output loads, where as switching losses remain relatively fixed and dominate at lower output loads. The first step in determining the losses is to calculate the duty cycle (D).

$$D = \frac{V_{OUT} + V_D}{V_{IN} + V_D - V_{SW}}$$
(26)

 V_{SW} is the voltage drop across the internal NFET when it is on, and is equal to:

$$V_{SW} = I_{OUT} \times R_{DSON}$$
(27)

 V_D is the forward voltage drop across the Schottky diode. It can be obtained from the Electrical Characteristics. If the voltage drop across the inductor (V_{DCR}) is accounted for, the equation becomes:

$$D = \frac{V_{O} + V_{D} + V_{DCR}}{V_{IN} + V_{D} - V_{SW}}$$
(28)

This usually gives only a minor duty cycle change, and has been omitted in the examples for simplicity.

The conduction losses in the free-wheeling Schottky diode are calculated as follows:

 $\mathsf{P}_{\mathsf{DIODE}} = \mathsf{V}_{\mathsf{D}} \times \mathsf{I}_{\mathsf{OUT}}(1\text{-}\mathsf{D}) \tag{29}$



LMR12010 JAJSHK7B-SEPTEMBER 2011-REVISED JUNE 2019

www.ti.com

Typical Application (continued)

Often this is the single most significant power loss in the circuit. Care should be taken to choose a Schottky diode that has a low forward voltage drop.

Another significant external power loss is the conduction loss in the output inductor. The equation can be simplified to:

$$P_{\rm IND} = I_{\rm OUT}^2 \times R_{\rm DCR}$$
(30)

The LMR12010 conduction loss is mainly associated with the internal NFET:

$$P_{\text{COND}} = I_{\text{OUT}}^2 \times R_{\text{DSON}} \times D$$
(31)

Switching losses are also associated with the internal NFET. They occur during the switch on and off transition periods, where voltages and currents overlap resulting in power loss. The simplest means to determine this loss is to empirically measuring the rise and fall times (10% to 90%) of the switch at the switch node:

 $P_{SWF} = 1/2(V_{IN} \times I_{OUT} \times freq \times T_{FALL})$ (32) $P_{SWR} = 1/2(V_{IN} \times I_{OUT} \times freq \times T_{RISE})$ (33)(34)

 $P_{SW} = P_{SWF} + P_{SWR}$

Table 1. Typical Rise And Fall Times vs Input Voltage

V _{IN}	T _{RISE}	T _{FALL}
5 V	8 ns	4 ns
10 V	9 ns	6 ns
15 V	10 ns	7 ns

Another loss is the power required for operation of the internal circuitry:

 $P_{O} = I_{O} \times V_{IN}$

 I_{0} is the quiescent operating current, and is typically around 1.5mA. The other operating power that needs to be calculated is that required to drive the internal NFET:

 $P_{BOOST} = I_{BOOST} \times V_{BOOST}$

V_{BOOST} is normally between 3 VDC and 5 VDC. The I_{BOOST} rms current is approximately 4.25 mA. Total power losses are:

 $\Sigma P_{COND} + P_{SW} + P_{DIODE} + P_{IND} + P_{Q} + P_{BOOST} = P_{LOSS}$

Table 2. Design Example 1

V _{IN}	5 V	P _{OUT}	2.5 W
V _{OUT}	2.5 V	P _{DIODE}	151 mW
I _{OUT}	1 A	P _{IND}	75 mW
V _D	0.35 V	P _{SWF}	53 mW
Freq	3 MHz	P _{SWR}	53 mW
l _Q	1.5 mA	P _{COND}	187 mW
T _{RISE}	8 ns	P _Q	7.5 mW
T _{FALL}	8 ns	P _{BOOST}	21 mW
R _{DSON}	330 mΩ	P _{LOSS}	548 mW
IND _{DCR}	75 mΩ		
D	0.568		

 $\eta = 82\%$

(35)

(36)

(37)



8.2.2 Application Curves





9 Layout

9.1 Layout Considerations

When planning layout there are a few things to consider when trying to achieve a clean, regulated output. The most important consideration when completing the layout is the close coupling of the GND connections of the C_{IN} capacitor and the catch diode D1. These ground ends should be close to one another and be connected to the GND plane with at least two through-holes. Place these components as close to the IC as possible. Next in importance is the location of the GND connection of the C_{OUT} capacitor, which should be near the GND connections of C_{IN} and D1.

There should be a continuous ground plane on the bottom layer of a two-layer board except under the switching node island.

The FB pin is a high impedance node and care should be taken to make the FB trace short to avoid noise pickup and inaccurate regulation. The feedback resistors should be placed as close as possible to the IC, with the GND of R2 placed as close as possible to the GND of the IC. The V_{OUT} trace to R1 should be routed away from the inductor and any other traces that are switching.

High AC currents flow through the V_{IN} , SW and V_{OUT} traces, so they must be as short and wide as possible. However, making the traces wide increases radiated noise, so the designer must make this trade-off. Radiated noise can be decreased by choosing a shielded inductor.

The remaining components should also be placed as close as possible to the IC. Refer to the LMR12010 demo board as an example of a good layout.

9.2 Calculating The LMR12010 Junction Temperature

Thermal Definitions:

- $T_J = Chip$ junction temperature
- T_A = Ambient temperature
- $R_{\theta JC}$ = Thermal resistance from chip junction to device case
- $R_{\theta JA}$ = Thermal resistance from chip junction to ambient air



Figure 25. Cross-Sectional View of Integrated Circuit Mounted on a Printed Circuit Board.

Heat in the LMR12010 due to internal power dissipation is removed through conduction and/or convection.

Conduction: Heat transfer occurs through cross sectional areas of material. Depending on the material, the transfer of heat can be considered to have poor to good thermal conductivity properties (insulator vs conductor).

Heat transfer goes as:

silicon \rightarrow package \rightarrow lead frame \rightarrow PCB.

Convection: Heat transfer is by means of airflow. This could be from a fan or natural convection. Natural convection occurs when air currents rise from the hot device to cooler air.

Thermal impedance is defined as:

$$R_{\theta} = \frac{\Delta T}{Power}$$

(38)

165°C - T_A

$$R_{\theta JA} = P_{INTERNAL}$$

22

Calculating The LMR12010 Junction Temperature (continued)

Thermal impedance from the silicon junction to the ambient air is defined as:

$$R_{\theta JA} = \frac{T_J - T_A}{Power}$$

This impedance can vary depending on the thermal properties of the PCB. This includes PCB size, weight of copper used to route traces and ground plane, and number of layers within the PCB. The type and number of thermal vias can also make a large difference in the thermal impedance. Thermal vias are necessary in most applications. They conduct heat from the surface of the PCB to the ground plane. Place two to four thermal vias close to the ground pin of the device.

The datasheet specifies two different R_{0JA} numbers for the 6-pin SOT-23-THIN package. The two numbers show the difference in thermal impedance for a four-layer board with 2-oz. copper traces, vs. a four-layer board with 1oz. copper. R_{θJA} equals 120°C/W for 2-oz. copper traces and GND plane, and 235°C/W for 1oz. copper traces and GND plane.

Method 1:

To accurately measure the silicon temperature for a given application, two methods can be used. The first method requires the user to know the thermal impedance of the silicon junction to case. (R_{B,IC}) is approximately 80°C/W for the 6-pin SOT-23-THIN package. Knowing the internal dissipation from the efficiency calculation given previously, and the case temperature, which can be empirically measured on the bench we have:

$$R_{\theta JA} = \frac{T_J - T_C}{Power}$$
(40)

Therefore:

 $T_J = (R_{\theta JC} \times P_{LOSS}) + T_C$

V _{IN}	5 V	P _{OUT}	2.5 W	
V _{OUT}	2.5 V	P _{DIODE}	151 mW	
I _{OUT}	1 A	P _{IND}	75 mW	
V _D	0.35 V	P _{SWF}	53 mW	
Freq	3 MHz	P _{SWR}	53 mW	
l _Q	1.5 mA	P _{COND}	187 mW	
T _{RISE}	8 ns	PQ	7.5 mW	
T _{FALL}	8 ns	P _{BOOST}	21 mW	
R _{DSON}	330 mΩ	P _{LOSS}	548 mW	
IND _{DCR}	75 mΩ			
D	0.568			

Table 3. Design Example 2

 $\Sigma P_{COND} + P_{SWF} + P_{SWB} + P_{Q} + P_{BOOST} = P_{INTERNAL}$

PINTERNAL = 322 mW

$$T_{J} = (R_{\theta JC} \times Power) + T_{C} = 80^{\circ}C/W \times 322 \text{ mW} + T_{C}$$

The second method can give a very accurate silicon junction temperature. The first step is to determine $R_{\theta,JA}$ of the application. The LMR12010 has over-temperature protection circuitry. When the silicon temperature reaches 165°C, the device stops switching. The protection circuitry has a hysteresis of 15°C. Once the silicon temperature has decreased to approximately 150°C, the device will start to switch again. Knowing this, the R_{0JA} for any PCB can be characterized during the early stages of the design by raising the ambient temperature in the given application until the circuit enters thermal shutdown. If the SW pin is monitored, it will be obvious when the internal NFET stops switching indicating a junction temperature of 165°C. Knowing the internal power dissipation from the above methods, the junction temperature and the ambient temperature, R_{AJA} can be determined.

(42)



www.ti.com

(39)

(41)



www.tij.co.jp

Once this is determined, the maximum ambient temperature allowed for a desired junction temperature can be found.

Package	SOT23-6		
V _{IN}	12 V	P _{OUT}	2.475 W
V _{OUT}	3.3 V	P _{DIODE}	523 mW
I _{OUT}	750 mA	P _{IND}	56.25 mW
V _D	0.35 V	P _{SWF}	108 mW
Freq	3 MHz	P _{SWR}	108 mW
l _Q	1.5 mA	P _{COND}	68.2 mW
IBOOST	4 mA	P _Q	18 mW
V _{BOOST}	5 V	P _{BOOST}	20 mW
T _{RISE}	8 ns	P _{LOSS}	902 mW
T _{FALL}	8 ns		
R _{DSON}	400 mΩ		
IND _{DCR}	75 mΩ		
D	30.3%		

Table 4. Design Example 3

 $\Sigma P_{COND} + P_{SWF} + P_{SWR} + P_Q + P_{BOOST} = P_{INTERNAL}$

P_{INTERNAL} = **322 mW**

Using a standard Texas Instruments 6-pin SOT-23-THIN demonstration board to determine the $R_{\theta JA}$ of the board. The four-layer PCB is constructed using FR4 with 1/2-oz copper traces. The copper ground plane is on the bottom layer. The ground plane is accessed by two vias. The board measures 2.5 cm × 3 cm. It was placed in an oven with no forced airflow.

The ambient temperature was raised to 94°C, and at that temperature, the device went into thermal shutdown.

$$R_{\rm \theta JA} = \frac{165^{\circ}\text{C} - 94^{\circ}\text{C}}{322 \text{ mW}} = 220^{\circ}\text{C/W}$$

If the junction temperature was to be kept below 125°C, then the ambient temperature cannot go above 54.2°C.

 $T_{J} - (R_{\theta JA} \times P_{LOSS}) = T_{A}$

(44)

(45)

(46)

TEXAS INSTRUMENTS

www.tij.co.jp

10 デバイスおよびドキュメントのサポート

10.1 デバイス・サポート

10.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

10.1.2 開発サポート

10.1.2.1 WEBENCH®ツールによるカスタム設計

ここをクリックすると、WEBENCH® Power Designer により、LMR12010 を使用するカスタム設計を作成できます。

- 1. 最初に、入力電圧(V_{IN})、出力電圧(V_{OUT})、出力電流(I_{OUT})の要件を入力します。
- 2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
- 3. 生成された設計を、テキサス・インスツルメンツが提供する他の方式と比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

通常、次の操作を実行可能です。

- 電気的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットで出力する。
- 設計のレポートをPDFで印刷し、設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

10.4 商標

E2E is a trademark of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

10.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感 であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。



10.6 Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスに ついて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もありま す。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

重要なお知らせと免責事項

TIは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種 アドバイス、Webツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対す る適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションが適用される各種規格や、その他のあらゆる安全性、セキュリ ティ、またはその他の要件を満たしていることを確実にする責任を、お客様のみが単独で負うものとします。上記の各種リソースは、予告なく変更される 可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に 許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与さ れている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI および その代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件(www.tij.co.jp/ja-jp/legal/termsofsale.html)、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供 する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用されるTI の保証または他の保証の放棄の拡大や変更を意 味するものではありません。

Copyright © 2020, Texas Instruments Incorporated

日本語版 日本テキサス・インスツルメンツ株式会社

重要なお知らせと免責事項

Ⅱは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種 アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対す る適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションが適用される各種規格や、その他のあらゆる安全性、セキュリ ティ、またはその他の要件を満たしていることを確実にする責任を、お客様のみが単独で負うものとします。上記の各種リソースは、予告なく変更される 可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に 許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与さ れている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI および その代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件(www.tij.co.jp/ja-jp/legal/termsofsale.html)、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供 する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用されるTI の保証または他の保証の放棄の拡大や変更を意 味するものではありません。

Copyright © 2020, Texas Instruments Incorporated

日本語版 日本テキサス・インスツルメンツ株式会社