

# LMV861/LMV862 30 MHz Low Power CMOS, EMI Hardened Operational Amplifiers

Check for Samples: LMV861, LMV862

#### **FEATURES**

Unless Otherwise Noted, Typical Values at  $T_A$  = 25°C,  $V^+$  = 3.3V

- Supply Voltage 2.7V to 5.5V
- Supply Current (per Channel) 2.25 mA
- Input Offset Voltage 1 mV Max
- Input Bias Current 0.1 pA
- GBW 30 MHz
- EMIRR at 1.8 GHz 105 dB
- Input Noise Voltage at 1 kHz 8 nV/√Hz
- Slew Rate 18 V/µs
- Output Voltage Swing Rail-to-Rail
- Output Current Drive 67 mA
- Operating Ambient Temperature Range -40°C to 125°C

### **APPLICATIONS**

- Photodiode Preamp
- · Weight Scale Systems
- Filters/Buffers
- Medical Diagnosis Equipment

# **Typical Application**

#### DESCRIPTION

TI's LMV861 and LMV862 are CMOS input, low power op amp IC's, providing a low input bias current, a wide temperature range of -40°C to +125°C and exceptional performance making them robust general purpose parts. Additionally, the LMV861 and LMV862 are EMI hardened to minimize any interference so they are ideal for EMI sensitive applications.

The unity gain stable LMV861 and LMV862 feature 30 MHz of bandwidth while consuming only 2.25 mA of current per channel. These parts also maintain stability for capacitive loads as large as 200 pF. The LMV861 and LMV862 provide superior performance and economy in terms of power and space usage.

This family of parts has a maximum input offset voltage of 1 mV, a rail-to-rail output stage and an input common-mode voltage range that includes ground. Over an operating range from 2.7V to 5.5V the LMV861 and LMV862 provide a PSRR of 93 dB, and a CMRR of 93 dB. The LMV861 is offered in the space saving 5-Pin SC70 package, and the LMV862 in the 8-Pin VSSOP.




Figure 1. EMI Hardened Sensor Application

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# Absolute Maximum Ratings (1)(2)

	Human Body Model	2 kV
ESD Tolerance <sup>(3)</sup>	Charge-Device Model	1 kV
	Machine Model	200V
V <sub>IN</sub> Differential		± Supply Voltage
Supply Voltage $(V_S = V^+ - V^-)$		6V
Voltage at Input/Output Pins		V <sup>+</sup> +0.4V V <sup>-</sup> -0.4V
Storage Temperature Range		−65°C to +150°C
Junction Temperature (4)		+150°C
Soldering Information	Infrared or Convection (20 sec)	260°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics Tables.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).
- (4) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

# Operating Ratings<sup>(1)</sup>

1 5 5		
Temperature Range <sup>(2)</sup>		-40°C to +125°C
Supply Voltage $(V_S = V^+ - V^-)$		2.7V to 5.5V
Package Thermal Resistance (θ <sub>JA</sub> <sup>(2)</sup> )	5-Pin SC70	302°C/W
	8-Pin VSSOP	217°C/W

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics Tables.
- (2) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

## 3.3V Electrical Characteristics(1)

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 3.3V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2$ , and  $R_L = 10 \text{ k}\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min <sup>(2)</sup>	Typ <sup>(3)</sup>	Max <sup>(2)</sup>	Units
V <sub>OS</sub>	Input Offset Voltage <sup>(4)</sup>			±273	±1000 <b>1260</b>	μV
TCV <sub>OS</sub>	Input Offset Voltage Temperature Drift <sup>(4)(5)</sup>			±0.7	±2.6	μV/°C
I <sub>B</sub>	Input Bias Current <sup>(5)</sup>			0.1	10 <b>500</b>	pA
los	Input Offset Current			1		pА

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No assurance of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.
- (4) The typical value is calculated by applying absolute value transform to the distribution, then taking the statistical average of the resulting distribution
- (5) This parameter is specified by design and/or characterization and is not tested in production.

Submit Documentation Feedback

Copyright © 2008–2013, Texas Instruments Incorporated



# 3.3V Electrical Characteristics<sup>(1)</sup> (continued)

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 3.3V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2$ , and  $R_L = 10 \text{ k}\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min <sup>(2)</sup>	Typ <sup>(3)</sup>	Max <sup>(2)</sup>	Units
CMRR	Common-Mode Rejection Ratio (4)	$0.2V \le V_{CM} \le V^+ - 1.2V$	77 <b>75</b>	93		dB
PSRR	Power Supply Rejection Ratio (4)	$2.7V \le V^+ \le 5.5V$ , $V_{OUT} = 1V$	77 <b>76</b>	93		dB
EMIRR	EMI Rejection Ratio, IN+ and IN-(6)	$V_{RF\_PEAK} = 100 \text{ mV}_P \text{ (-20 dBV}_P),$ f = 400 MHz		70		
		$V_{RF\_PEAK} = 100 \text{ mV}_P \text{ (-20 dBV}_P),$ f = 900 MHz		80		40
		$V_{RF\_PEAK} = 100 \text{ mV}_P \text{ ($-20$ dBV}_P\text{)},$ f = 1800 MHz		105		dB
		$V_{RF\_PEAK} = 100 \text{ mV}_P \text{ ($-20$ dBV}_P\text{)},$ f = 2400 MHz		110		
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 65 dB	-0.1		2.1	V
A <sub>VOL</sub>	Large Signal Voltage Gain <sup>(7)</sup>	$R_L = 2 \text{ k}\Omega$ $V_{OUT} = 0.15 \text{V to } 1.65 \text{V},$ $V_{OUT} = 3.15 \text{V to } 1.65 \text{V}$	100 <b>97</b>	110		- dB
		$R_L = 10 \text{ k}\Omega$ $V_{OUT} = 0.1 \text{V to } 1.65 \text{V},$ $V_{OUT} = 3.2 \text{V to } 1.65 \text{V}$	100 <b>98</b>	113		αв
$V_{OUT}$	Output Voltage Swing High	LMV861, $R_L = 2 k\Omega$ to V <sup>+</sup> /2		12	14 <b>18</b>	
		LMV862, $R_L = 2 k\Omega$ to V <sup>+</sup> /2		12	16 <b>19</b>	
		LMV861, R <sub>L</sub> = 10 k $\Omega$ to V <sup>+</sup> /2		3	4 <b>5</b>	
		LMV862, $R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		3	6 <b>7</b>	mV from
	Output Voltage Swing Low	LMV861, $R_L = 2 \text{ k}\Omega \text{ to V}^+/2$		8	12 <b>16</b>	either rail
		LMV862, $R_L = 2 \text{ k}\Omega \text{ to V}^+/2$		10	14 <b>17</b>	
		LMV861, $R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		2	4 <b>5</b>	
		LMV862, $R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		3	7 <b>8</b>	
I <sub>OUT</sub>	Output Short Circuit Current	Sourcing, $V_{OUT} = V_{CM}$ , $V_{IN} = 100 \text{ mV}$	61 <b>52</b>	70		A
		Sinking, $V_{OUT} = V_{CM}$ , $V_{IN} = -100 \text{ mV}$	72 <b>58</b>	86		mA
Is	Supply Current	LMV861		2.25	2.59 <b>3.00</b>	A
		LMV862		4.42	5.02 <b>5.77</b>	- mA
SR	Slew Rate <sup>(8)</sup>	A <sub>V</sub> = +1, V <sub>OUT</sub> = 1 V <sub>PP</sub> , 10% to 90%		18		V/µs
GBW	Gain Bandwidth Product			30		MHz
Φ <sub>m</sub>	Phase Margin			70		deg
e <sub>n</sub>	Input Referred Voltage Noise Density	f = 1 kHz		8		nV/√ <del>Hz</del>
		f = 100 kHz		5		
i <sub>n</sub>	Input Referred Current Noise Density	f = 1  kHz		0.015		pA/√Hz

<sup>(6)</sup> The EMI Rejection Ratio is defined as EMIRR = 20log ( $V_{RF\_PEAK}/\Delta V_{OS}$ ).

<sup>(7)</sup> The specified limits represent the lower of the measured values for each output range condition.

<sup>(8)</sup> Number specified is the slower of positive and negative slew rates.



# 3.3V Electrical Characteristics<sup>(1)</sup> (continued)

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 3.3V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2$ , and  $R_L = 10 \text{ k}\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min <sup>(2)</sup>	Typ <sup>(3)</sup>	Max <sup>(2)</sup>	Units
R <sub>OUT</sub>	Closed Loop Output Impedance	f = 20 MHz		80		Ω
C <sub>IN</sub>	Common-Mode Input Capacitance			21		۲
	Differential-Mode Input Capacitance			15		pF
THD+N	Total Harmonic Distortion + Noise	f = 1 kHz, A <sub>V</sub> = 1, BW ≥ 500 kHz		0.02		%

# 5V Electrical Characteristics (1)

Unless otherwise specified, all limits are ensured for T = 25°C,  $V^+$  = 5V,  $V^-$  = 0V,  $V_{CM}$  =  $V^+/2$ , and  $R_L$  =10 k $\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min <sup>(2)</sup>	Typ <sup>(3)</sup>	Max <sup>(2)</sup>	Units
Vos	Input Offset Voltage <sup>(4)</sup>			±273	±1000 <b>1260</b>	μV
TCV <sub>OS</sub>	Input Offset Voltage Temperature Drift <sup>(4)(5)</sup>			±0.7	±2.6	μV/°C
I <sub>B</sub>	Input Bias Current <sup>(5)</sup>			0.1	10 <b>500</b>	pA
Ios	Input Offset Current			1		pА
CMRR	Common-Mode Rejection Ratio (4)	$0V \le V_{CM} \le V^+ - 1.2V$	78 <b>77</b>	94		dB
PSRR	Power Supply Rejection Ratio (4)	$2.7V \le V^{+} \le 5.5V$ , $V_{OUT} = 1V$	77 <b>76</b>	93		dB
EMIRR	EMI Rejection Ratio, IN+ and IN-(6)	$V_{RF\_PEAK} = 100 \text{ mV}_P \text{ ($-20$ dBV}_P\text{)},$ f = 400 MHz		70		
		$V_{RF\_PEAK} = 100 \text{ mV}_P \text{ ($-20$ dBV}_P\text{)},$ f = 900 MHz		80		-ID
		$V_{RF\_PEAK} = 100 \text{ mV}_P \text{ ($-20$ dBV}_P\text{)},$ f = 1800 MHz		105		dB
		$V_{RF\_PEAK}$ = 100 mV <sub>P</sub> (-20 dBV <sub>P</sub> ), f = 2400 MHz		110		
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 65 dB	-0.1		3.9	V
A <sub>VOL</sub>	Large Signal Voltage Gain <sup>(7)</sup>	$R_L = 2 \text{ k}\Omega$ $V_{OUT} = 0.15 \text{V to } 2.5 \text{V},$ $V_{OUT} = 4.85 \text{V to } 2.5 \text{V}$	103 <b>100</b>	111		dB
		$R_L = 10 \text{ k}\Omega$ $V_{OUT} = 0.1 \text{V to } 2.5 \text{V},$ $V_{OUT} = 4.9 \text{V to } 2.5 \text{V}$	103 <b>100</b>	113		uв

Submit Documentation Feedback

Copyright © 2008–2013, Texas Instruments Incorporated

<sup>(1)</sup> Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No assurance of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>.

<sup>(2)</sup> Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

<sup>(3)</sup> Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

<sup>(4)</sup> The typical value is calculated by applying absolute value transform to the distribution, then taking the statistical average of the resulting distribution

<sup>(5)</sup> This parameter is specified by design and/or characterization and is not tested in production.

<sup>(6)</sup> The EMI Rejection Ratio is defined as EMIRR = 20log ( $V_{RF}$  PEAK/ $\Delta V_{OS}$ ).

<sup>(7)</sup> The specified limits represent the lower of the measured values for each output range condition.



# 5V Electrical Characteristics<sup>(1)</sup> (continued)

Unless otherwise specified, all limits are ensured for T = 25°C,  $V^+$  = 5V,  $V^-$  = 0V,  $V_{CM}$  =  $V^+/2$ , and  $R_L$  =10 k $\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min <sup>(2)</sup>	Typ <sup>(3)</sup>	Max <sup>(2)</sup>	Units
V <sub>OUT</sub>	Output Voltage Swing High,	LMV861, $R_L = 2 \text{ k}\Omega \text{ to V}^+/2$		13	15 <b>19</b>	
		LMV862, $R_L = 2 k\Omega$ to V <sup>+</sup> /2		13	17 <b>20</b>	
		LMV861, $R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		3	4 <b>5</b>	
		LMV862, $R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		3	6 <b>7</b>	mV from
	Output Voltage Swing Low,	LMV861, $R_L = 2 k\Omega$ to V <sup>+</sup> /2		10	14 <b>18</b>	either rail
		LMV862, $R_L = 2 k\Omega$ to V <sup>+</sup> /2		12	17 <b>20</b>	
		LMV861, $R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		3	4 <b>5</b>	
		LMV862, $R_L = 10 \text{ k}\Omega \text{ to V}^+/2$		3	7 <b>8</b>	
I <sub>OUT</sub>	Output Short Circuit Current	Sourcing, $V_{OUT} = V_{CM}$ , $V_{IN} = 100 \text{ mV}$	90 <b>86</b>	150		A
		Sinking, $V_{OUT} = V_{CM}$ , $V_{IN} = -100 \text{ mV}$	90 <b>86</b>	150		mA
I <sub>S</sub>	Supply Current	LMV861		2.47	2.84 <b>3.27</b>	^
		LMV862		4.85	5.63 <b>6.35</b>	mA mA
SR	Slew Rate <sup>(8)</sup>	A <sub>V</sub> = +1, V <sub>OUT</sub> = 2V <sub>PP</sub> , 10% to 90%		20		V/µs
GBW	Gain Bandwidth Product			31		MHz
Φ <sub>m</sub>	Phase Margin			71		deg
e <sub>n</sub>	Input Referred Voltage Noise Density	f = 1 kHz		8		nV/√ <del>Hz</del>
		f = 100 kHz		5		IIV/VIIZ
i <sub>n</sub>	Input Referred Current Noise Density	f = 1 kHz		0.015		pA/√ <del>Hz</del>
R <sub>OUT</sub>	Closed Loop Output Impedance	f = 20 MHz		60		Ω
C <sub>IN</sub>	Common-Mode Input Capacitance			20		pF
	Differential-Input Capacitance			15		þΓ
THD+N	Total Harmonic Distortion + Noise	f = 1 kHz, A <sub>V</sub> = 1, BW ≥ 500 kHz		0.02		%

(8) Number specified is the slower of positive and negative slew rates.

# **Connection Diagram**




Figure 2. 5-Pin SC70 (Top View)




Figure 3. 8-Pin VSSOP (Top View)



# **Typical Performance Characteristics**

At  $T_A$  = 25°C.  $R_L$  = 10 k $\Omega$ ,  $V^+$  = 3.3V,  $V^-$  = 0V, unless otherwise specified.




Figure 4.




Figure 6.




Figure 8.





Figure 5.






Figure 9.



At  $T_A = 25$ °C.  $R_L = 10$  k $\Omega$ ,  $V^+ = 3.3$ V,  $V^- = 0$ V, unless otherwise specified.




Figure 10.





Figure 12.



Input Bias Current vs. V<sub>CM</sub> at 125°C




Figure 11.

#### Supply Current vs. Supply Voltage Dual LMV862




Figure 13.

#### Supply Current vs. Temperature Dual LMV862




Figure 15.



At  $T_A=25^{\circ}C.~R_L=10~k\Omega,~V^+=3.3V,~V^-=0V,$  unless otherwise specified.






Figure 16.



Output Swing Low vs. Supply Voltage  $R_L = 2 k\Omega$ 



Sourcing Current vs. Supply Voltage





Figure 17.

#### Output Swing High vs. Supply Voltage $R_L = 10 \text{ k}\Omega$



riguie 13.

#### Output Swing Low vs. Supply Voltage $R_L = 10 \text{ k}\Omega$




Figure 21.



At  $T_A = 25$ °C.  $R_L = 10 \text{ k}\Omega$ ,  $V^+ = 3.3 \text{V}$ ,  $V^- = 0 \text{V}$ , unless otherwise specified.

#### Output Voltage Swing vs. Load Current at V<sup>+</sup> = 3.3V




Figure 22.

#### Open Loop Frequency Response vs. Temperature




Figure 24.




Figure 26.

#### Output Voltage Swing vs. Load Current at V+ = 5.0V




Figure 23.

## Open Loop Frequency Response vs. Load Conditions




Figure 25.

# PSRR vs. Frequency




Figure 27.



10M

# **Typical Performance Characteristics (continued)**

At  $T_A = 25$ °C.  $R_L = 10$  k $\Omega$ ,  $V^+ = 3.3$ V,  $V^- = 0$ V, unless otherwise specified.





Figure 28.






Figure 30.

#### Small Signal Step Response with Gain = 1




Figure 32.

# 160 CHANNEL SEPARATION (dB) 120 100 80 80

= 3.3V, 5.0V

60

1k

Channel Separation vs. Frequency

Figure 29.

100k

FREQUENCY (Hz)

#### Large Signal Step Response with Gain = 10




Figure 31.

#### Small Signal Step Response with Gain = 10




Figure 33.



At  $T_A = 25$ °C.  $R_L = 10$  k $\Omega$ ,  $V^+ = 3.3$ V,  $V^- = 0$ V, unless otherwise specified.




Figure 34.







Figure 36.






Figure 35.

#### THD+N vs. Amplitude





Figure 37.

EMIRR IN+ vs. Power at 400 MHz



-20

-40

RF INPUT PEAK VOLTAGE (dBVp)

-10

Figure 39.

10



At  $T_A = 25$ °C.  $R_L = 10$  k $\Omega$ ,  $V^+ = 3.3$ V,  $V^- = 0$ V, unless otherwise specified.






Figure 40.





 $\mathsf{RF} \; \mathsf{INPUT} \; \mathsf{PEAK} \; \mathsf{VOLTAGE} \; (\mathsf{dBVp})$ 

Figure 41.




Figure 43.



#### **APPLICATION INFORMATION**

#### INTRODUCTION

The LMV861 and LMV862 are operational amplifiers with excellent specifications, such as low offset, low noise and a rail-to-rail output. These specifications make the LMV861 and LMV862 great choices for medical and instrumentation applications such as diagnosis equipment and power line monitors. The low supply current is perfect for battery powered equipment. The small packages, SC70 package for the LMV861, and the VSSOP package for the dual LMV862, make these parts a perfect choice for portable electronics. Additionally, the EMI hardening makes the LMV861 and LMV862 a must for almost all op amp applications. Most applications are exposed to Radio Frequency (RF) signals such as the signals transmitted by mobile phones or wireless computer peripherals. The LMV861 and LMV862 will effectively reduce disturbances caused by RF signals to a level that will be hardly noticeable. This again reduces the need for additional filtering and shielding. Using this EMI resistant series of op amps will thus reduce the number of components and space needed for applications that are affected by EMI, and will help applications, not yet identified as possible EMI sensitive, to be more robust for EMI.

#### INPUT CHARACTERISTICS

The input common mode voltage range of the LMV861 and LMV862 includes ground, and can even sense well below ground. The CMRR level does not degrade for input levels up to 1.2V below the supply voltage. For a supply voltage of 5V, the maximum voltage that should be applied to the input for best CMRR performance is thus 3.8V.

When not configured as unity gain, this input limitation will usually not degrade the effective signal range. The output is rail-to-rail and therefore will introduce no limitations to the signal range.

The typical offset is only 0.273 mV, and the TCV<sub>OS</sub> is 0.7 µV/°C, specifications close to precision op amps.

#### **CMRR MEASUREMENT**

The CMRR measurement results may need some clarification. This is because different setups are used to measure the AC CMRR and the DC CMRR.

The DC CMRR is derived from  $\Delta V_{OS}$  versus  $\Delta V_{CM}$ . This value is stated in the tables, and is tested during production testing. The AC CMRR is measured with the test circuit shown in Figure 44.




Figure 44. AC CMRR Measurement Setup

The configuration is largely the usually applied balanced configuration. With potentiometer P1, the balance can be tuned to compensate for the DC offset in the DUT. The main difference is the addition of the buffer. This buffer prevents the open-loop output impedance of the DUT from affecting the balance of the feedback network. Now the closed-loop output impedance of the buffer is a part of the balance. But as the closed-loop output impedance is much lower, and by careful selection of the buffer also has a larger bandwidth, the total effect is that the CMRR of the DUT can be measured much more accurately. The differences are apparent in the larger measured bandwidth of the AC CMRR.



One artifact from this test circuit is that the low frequency CMRR results appear higher than expected. This is because in the AC CMRR test circuit the potentiometer is used to compensate for the DC mismatches. So, mainly AC mismatch is all that remains. Therefore, the obtained DC CMRR from this AC CMRR test circuit tends to be higher than the actual DC CMRR based on DC measurements.

The CMRR curve in Figure 45 shows a combination of the AC CMRR and the DC CMRR.




Figure 45. CMRR Curve

#### **OUTPUT CHARACTERISTICS**

As already mentioned the output is rail-to-rail. When loading the output with a 10 k $\Omega$  resistor the maximum swing of the output is typically 3 mV from the positive and negative rail.

The output of the LMV861 and LMV862 can drive currents up to 70 mA at 3.3V, and even up to 150 mA at 5V.

The LMV861 and LMV862 can be connected as non-inverting unity gain amplifiers. This configuration is the most sensitive to capacitive loading. The combination of a capacitive load placed at the output of an amplifier along with the amplifier's output impedance creates a phase lag, which reduces the phase margin of the amplifier. If the phase margin is significantly reduced, the response will be under damped which causes peaking in the transfer and, when there is too much peaking, the op amp might start oscillating. The LMV861 and LMV862 can directly drive capacitive loads up to 200 pF without any stability issues. In order to drive heavier capacitive loads, an isolation resistor,  $R_{\rm ISO}$ , should be used, as shown in Figure 46. By using this isolation resistor, the capacitive load is isolated from the amplifier's output, and hence, the pole caused by  $C_{\rm L}$  is no longer in the feedback loop. The larger the value of  $R_{\rm ISO}$ , the more stable the amplifier will be. If the value of  $R_{\rm ISO}$  is sufficiently large, the feedback loop will be stable, independent of the value of  $C_{\rm L}$ . However, larger values of  $R_{\rm ISO}$  result in reduced output swing and reduced output current drive.




Figure 46. Isolating Capacitive Load

A resistor value of around  $50\Omega$  would be sufficient. As an example some values are given in the following table, for 5V and an open loop gain of 111 dB.

C <sub>LOAD</sub>	R <sub>ISO</sub>
300 pF	62Ω
400 pF	55Ω
500 pF	50Ω

Submit Documentation Feedback



When increasing the closed-loop gain the capacitive load can be increased even further. With a closed loop gain of 2 and a  $27\Omega$  isolation resistor, the load can be 1 nF

#### **EMIRR**

With the increase of RF transmitting devices in the world, the electromagnetic interference (EMI) between those devices and other equipment becomes a bigger challenge. The LMV861 and LMV862 are EMI hardened op amps which are specifically designed to overcome electromagnetic interference. Along with EMI hardened op amps, the EMIRR parameter is introduced to unambiguously specify the EMI performance of an op amp. This section presents an overview of EMIRR. A detailed description on this specification for EMI hardened op amps can be found in Application Note AN-1698.

The dimensions of an op amp IC are relatively small compared to the wavelength of the disturbing RF signals. As a result the op amp itself will hardly receive any disturbances. The RF signals interfering with the op amp are dominantly received by the PCB and wiring connected to the op amp. As a result the RF signals on the pins of the op amp can be represented by voltages and currents. This representation significantly simplifies the unambiguous measurement and specification of the EMI performance of an op amp.

RF signals interfere with op amps via the non-linearity of the op amp circuitry. This non-linearity results in the detection of the so called out-of-band signals. The obtained effect is that the amplitude modulation of the out-of-band signal is downconverted into the base band. This base band can easily overlap with the band of the op amp circuit. As an example Figure 47 depicts a typical output signal of a unity-gain connected op amp in the presence of an interfering RF signal. Clearly the output voltage varies in the rhythm of the on-off keying of the RF carrier.




Figure 47. Offset voltage variation due to an interfering RF signal

#### **EMIRR Definition**

To identify EMI hardened op amps, a parameter is needed that quantitatively describes the EMI performance of op amps. A quantitative measure enables the comparison and the ranking of op amps on their EMI robustness. Therefore the EMI Rejection Ratio (EMIRR) is introduced. This parameter describes the resulting input-referred offset voltage shift of an op amp as a result of an applied RF carrier (interference) with a certain frequency and level. The definition of EMIRR is given by:

$$EMIRR_{V_{RF\_PEAK}} = 20 \log \left( \frac{V_{RF\_PEAK}}{\Delta V_{OS}} \right)$$

where

V<sub>RF PEAK</sub> is the amplitude of the applied un-modulated RF signal (V)

• 
$$\Delta V_{OS}$$
 is the resulting input-referred offset voltage shift (V) (1)

The offset voltage depends quadratically on the applied RF level, and therefore, the RF level at which the EMIRR is determined should be specified. The standard level for the RF signal is 100 mV<sub>P</sub>. Application Note AN-1698 addresses the conversion of an EMIRR measured for an other signal level than 100 mV<sub>P</sub>. The interpretation of the EMIRR parameter is straightforward. When two op amps have EMIRRs which differ by 20 dB, the resulting error signals when used in identical configurations, differs by 20 dB as well. So, the higher the EMIRR, the more robust the op amp.



#### Coupling an RF Signal to the IN+ Pin

Each of the op amp pins can be tested separately on EMIRR. In this section the measurements on the IN+ pin (which, based on symmetry considerations, also apply to the IN- pin) are discussed. In Application Note AN-1698 the other pins of the op amp are treated as well. For testing the IN+ pin the op amp is connected in the unity gain configuration. Applying the RF signal is straightforward as it can be connected directly to the IN+ pin. As a result the RF signal path has a minimum of components that might affect the RF signal level at the pin. The circuit diagram is shown in Figure 48. The PCB trace from RF<sub>IN</sub> to the IN+ pin should be a  $50\Omega$  stripline in order to match the RF impedance of the cabling and the RF generator. On the PCB a  $50\Omega$  termination is used. This  $50\Omega$  resistor is also used to set the bias level of the IN+ pin to ground level. For determining the EMIRR, two measurements are needed: one is measuring the DC output level when the RF signal is off; and the other is measuring the DC output level when the RF signal is switched on. The difference of the two DC levels is the output voltage shift as a result of the RF signal. As the op amp is in the unity gain configuration, the input referred offset voltage shift corresponds one-to-one to the measured output voltage shift.




Figure 48. Circuit for coupling the RF signal to IN+

#### **Cell Phone Call**

The effect of electromagnetic interference is demonstrated in a setup where a cell phone interferes with a pressure sensor application. The application is show in Figure 50.

This application needs two op amps and therefore a dual op amp is used. The op amp configured as a buffer and connected at the negative output of the pressure sensor prevents the loading of the bridge by resistor R2. The buffer also prevents the resistors of the sensor from affecting the gain of the following gain stage. The op amps are placed in a single supply configuration.

The experiment is performed on two different op amps: a typical standard op amp and the LMV862, EMI hardened dual op amp. A cell phone is placed on a fixed position a couple of centimeters from the op amps in the sensor circuit.

When the cell phone is called, the PCB and wiring connected to the op amps receive the RF signal. Subsequently, the op amps detect the RF voltages and currents that end up at their pins. The resulting effect on the output of the second op amp is shown in Figure 49.






Figure 49. Comparing EMI Robustness

The difference between the two types of op amps is clearly visible. The typical standard dual op amp has an output shift (disturbed signal) larger than 1V as a result of the RF signal transmitted by the cell phone. The LMV862, EMI hardened op amp does not show any significant disturbances. This means that the RF signal will not disturb the signal entering the ADC when using the LMV862.




Figure 50. Pressure Sensor Application

#### **DECOUPLING AND LAYOUT**

Care must be given when creating a board layout for the op amp. For decoupling the supply lines it is suggested that 10 nF capacitors be placed as close as possible to the op amp. For single supply, place a capacitor between  $V^+$  and  $V^-$ . For dual supplies, place one capacitor between  $V^+$  and the board ground, and a second capacitor between ground and  $V^-$ .

Even with the LMV861 and LMV862 inherent hardening against EMI, it is still recommended to keep the input traces short and as far as possible from RF sources. Then the RF signals entering the chip are as low as possible, and the remaining EMI can be, almost, completely eliminated in the chip by the EMI reducing features of the LMV861 and LMV862.

#### LOAD CELL SENSOR APPLICATION

The LMV861 and LMV862 can be used for weight measuring system applications which use a load cell sensor. Examples of such systems are: bathroom weight scales, industrial weight scales and weight measurement devices on moving equipment such as forklift trucks.

The following example describes a typical load cell sensor application that can be used as a starting point for many different types of sensors and applications. Applications in environments where EMI may appear would especially benefit from the EMIRR performance of the LMV861 and LMV862.

Submit Documentation Feedback



#### **Load Cell Characteristics**

The load cell used in this example is a Wheatstone bridge. The value of the resistors in the bridge changes when pressure is applied to the sensor. This change of the resistor values will result in a differential output voltage depending on the sensitivity of the sensor, the used supply voltage and the applied pressure. The difference between the output at full scale pressure and the output at zero pressure is defined as the span of the load cell. A typical value for the span is 10 mV/V.

The circuit configuration should be chosen such that loading of the sensor is prevented. Loading of the resistor bridge due to the circuit following the sensor, could result in incorrect output voltages of the sensor.

#### **Load Cell Example**

Figure 51 shows a typical schematic for a load cell application. It uses a single supply and has an adjustment for both positive and negative offset of the load cell. An ADC converts the amplified signal to a digital signal.

The op amps A1 and A2 are configured as buffers, and are connected at both the positive and the negative output of the load cell. This is to prevent the loading of the resistor bridge in the sensor by the resistors configuring the differential op amp circuit (op amp A4). The buffers also prevent the resistors of the sensor from affecting the gain of the following gain stage. The third buffer (A3) is used to create a reference voltage, to correct for the offset in the system.

Given the differential output voltage  $V_S$  of the load cell, the output signal of this op amp configuration,  $V_{OUT}$ , equals:

$$V_{OUT} = \frac{R3}{R1} \times V_{SENSE} + \left(\frac{R3}{R5} + 1\right) \times V_{REF} - \frac{R3}{R5} \times V_{DD}$$
 (2)

To align the pressure range with the full range of an ADC the correct gain needs to be set. To calculate the correct gain, the power supply voltage and the span of the load cell are needed. For this example a power supply of 5V is used and the span of the sensor, in this case a 125 kg sensor, is 100 mV. With the configuration as shown in Figure 51, this signal is covering almost the full input range of the ADC. With no weight on the load cell, the output of the sensor and the op amp A4 will be close to 0V. With the full weight on the load cell, the output of the sensor is 100 mV, and will be amplified with the gain from the configuration. In the case of the configuration of Figure 51 the gain is R3/R1 = 51 k $\Omega$ /100 $\Omega$  = 50. This will result in a maximum output of 100 mV x 50 = 5V, which covers the full range of the ADC.

For further processing the digital signal can be processed by a microprocessor following the ADC, this can be used to display or log the weight on the load cell. To get a resolution of 0.5 kg, the LSB of the ADC should be smaller then 0.5 kg/125 kg = 1/1000. A 12-bit ADC would be sufficient as this gives 4096 steps. A 12-bit ADC such as the two channel 12-bit ADC122S021 can be used for this application.






Figure 51. Load Cell Application

#### IR PHOTODIODE APPLICATION

The LMV861 and LMV862 are also very good choices to be used in photodiode applications, such as IR communication, monitoring, etc. The large bandwidth of the LMV861 and LM862 makes it possible to create high speed detection. This, together with the low noise, makes the LMV861 and LMV862 ideal for medical applications such as fetal monitors and bed side monitors. Another application where the LMV861 and LMV862 would fit perfectly is a bill validator, an instrument to detect counterfeit bank notes. The following example describes an application that can be used for different types of photodiode sensors and applications.

#### IR Photodiode Example

The circuit shown in Figure 53 is a typical configuration for the readout of a photodiode. The response of a photodiode to incoming light is a variation in the diode current. In many applications a voltage is required, i.e. when connecting to an ADC. Therefore the first step is to convert the diode signal current into a voltage by an I-V converter. In Figure 53 the left op amp is configured as an I-V converter, with a gain set by R1.

Some types of photodiodes can have a large capacitance. This could potentially lead to oscillation. The addition of resistor R2 isolates the photodiode capacitance from the feedback loop, thereby preventing the loop from oscillating.

The capacitor in between the two op amp configurations, blocks the DC component, thus removing the DC offset of the first op amp circuit, and the offset created by the ambient light entering the photodiode. The second op amp amplifies the signal to levels that can be converted to a digital signal by an ADC. To prevent floating of the input of the second op amp, resistor R5 is added. By allowing the input bias current of a few pA to flow through this resistor a stable input is ensured.

In Figure 52 a sensed and amplified signal is shown from an IR source, in this case an IR remote control.

The data from the ADC can then be used by a DSP or microprocessor for further processing.






Figure 52. IR Photodiode Signal




Figure 53. IR Photodiode Application





# **REVISION HISTORY**

CI	hanges from Revision B (March 2013) to Revision C	Pa	ge
•	Changed layout of National Data Sheet to TI format		19





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMV861MG/NOPB	ACTIVE	SC70	DCK	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AEA	Samples
LMV861MGE/NOPB	ACTIVE	SC70	DCK	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AEA	Samples
LMV861MGX/NOPB	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AEA	Samples
LMV862MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AJ5A	Samples
LMV862MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AJ5A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 29-Oct-2021

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV861MG/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV861MGE/NOPB	SC70	DCK	5	250	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV861MGX/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV862MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV862MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 29-Oct-2021



\*All dimensions are nominal

7 iii dimonolone dio nomina							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV861MG/NOPB	SC70	DCK	5	1000	208.0	191.0	35.0
LMV861MGE/NOPB	SC70	DCK	5	250	208.0	191.0	35.0
LMV861MGX/NOPB	SC70	DCK	5	3000	208.0	191.0	35.0
LMV862MM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LMV862MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated