













**LMZ10503EXT** 

JAJSH78J – JUNE 2010 – REVISED APRIL 2019

# LMZ10503EXT 要求の厳しい堅牢なアプリケーション向けの、最大入力電 圧 5.5V、3A 電源モジュール

## 1 特長


- シールド付きインダクタを内蔵
- 外部ソフトスタート、トラッキング、高精度イネーブルによる柔軟なスタートアップ・シーケンシング
- 突入電流と、入力 UVLO や出力短絡などのフォルトに対する保護
- 単一の露出パッドと標準ピン配置により取り付け と製造が容易
- 他のデバイスとピン単位で互換
  - LMZ10504EXT (最大 4A/20W)
  - LMZ10505EXT (最大 5A/25W)
- FPGA や ASIC への電力供給に適した高速な過渡 応答

#### 電気的特性

- 最大合計出力電力: 15W
- 最大 3A の出力電流
- 入力電圧範囲: 2.95V~5.5V
- 出力電圧範囲: 0.8V~5V
- 温度範囲全体にわたって±1.63%の帰還電圧精度

#### • 性能上の利点

- 高い周囲温度で動作
- EN55022 Class B 標準でテスト済みの低い放射 妨害波 (EMI)
- 10V/m 放射耐性 EMI テスト標準 EN61000 4-3 に合格
- 振動標準に合格
  - MIL-STD-883 方式 2007.2 条件 A
  - JESD22-B103B 条件 1 代表的なアプリケーション回路



- 落下標準に合格
  - MIL-STD-883 方式 2002.3 条件 B
  - JESD22-B110 条件 B
- WEBENCH® Power Designer により、 LMZ10503 を使用するカスタム設計を作成

## 2 アプリケーション

- 3.3V および 5V レールからのポイント・オブ・ ロード (POL) 変換
- スペースに制約のあるアプリケーション
- ノイズに敏感なアプリケーション(トランシーバや 医療用など)

## 3 概要


LMZ10503EXT 電源モジュールは使いやすい包括的な DC-DC ソリューションで、非常に優れた電力変換効率、 出力電圧精度、ラインおよび負荷レギュレーションにより、 最大 3A の負荷を駆動できます。 LMZ10503EXTは、 熱特性を強化するとともに人手でも機械でもハンダ付けできる画期的なパッケージで提供しています。

## 製品情報<sup>(1)(2)</sup>

型番	パッケージ	本体サイズ(公称)
LMZ10503EXT	TO-PMOD (7)	9.85mm×10.16mm

- (1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。
- (2) ピーク・リフロー温度は245℃です。詳細については、『Design Summary LMZ1xxx and LMZ2xxx Power Module Family』(英語) を参照してください。

## V<sub>OUT</sub> = 3.3Vでの効率





目次
----

1	特長1	9	Application and Implementation	15
2	アプリケーション1		9.1 Application Information	15
3	概要1		9.2 Typical Application	15
4	改訂履歴2		9.3 System Examples	<mark>2</mark> 1
5	概要(続き)3	10	Power Supply Recommendations	24
6	Pin Configuration and Functions4	11	Layout	24
7	Specifications5		11.1 Layout Guidelines	24
•	7.1 Absolute Maximum Ratings5		11.2 Layout Examples	25
	7.2 ESD Ratings 5		11.3 Estimate Power Dissipation and Thermal Considerations	28
	7.3 Recommended Operating Conditions5		11.4 Power Module SMT Guidelines	
	7.4 Thermal Information	12	デバイスおよびドキュメントのサポート	
	7.5 Electrical Characteristics		12.1 デバイス・サポート	
_	7.6 Typical Characteristics		12.2 ドキュメントのサポート	30
8	Detailed Description 11		12.3 コミュニティ・リソース	
	8.1 Overview 11		12.4 商標	
	8.2 Functional Block Diagram 11		12.5 静電気放電に関する注意事項	
	8.3 Feature Description		12.6 Glossary	
	8.4 Device Functional Modes	13	メカニカル、パッケージ、および注文情報	

Revision I (June 2017) から Revision J に変史	raye
<ul><li>編集上の変更のみ、技術上の変更なし</li></ul>	3
Revision H (September 2015) から Revision I に変更	Page
• データシートにWEBENCHのコンテンツおよびリンクを追加、WEBENCHリスト項目の内容を変更	1
Updated Equation 1	11
Moved the Low Radiated Emissions (EMI) footnote to the Application Information section	15
Revision G (October 2013) から Revision H に変更	Page
<ul> <li>「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セク する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メス ジ、および注文情報」セクションを追加</li> </ul>	カニカル、パッケー
Revision F (April 2013) から Revision G に変更	Page
Deleted 10 mils	5
Changed 10 mils	24
Changed 10 mils	28
Added Power Module SMT Guidelines	29




## 5 概要(続き)

LMZ10503EXT は 2.95V~5.5V の範囲の入力電圧レールに対応し、最小 0.8V の可変出力電圧を高精度で供給できます。1MHz の固定周波数 PWM スイッチングにより、EMI 特性が予測可能です。2つの外付け補償部品を調整することで、最短の応答時間を設定でき、セラミックや電解出力コンデンサも使用できます。外部でプログラム可能なソフトスタート・コンデンサにより、制御されたスタートアップを容易に実現できます。LMZ10503EXT は信頼性が高く堅牢なソリューションで、無損失のサイクル単位ピーク電流制限による過電流または短絡フォルト保護、サーマル・シャットダウン、入力低電圧誤動作防止、プリバイアス・スタートアップの機能があります。また、LMZ10503EXT は WEBENCH<sup>®</sup>および Power Designer ツールに完全対応しています。



# 6 Pin Configuration and Functions



#### **Pin Functions**

Pi	INI				
TIN		TYPE	DESCRIPTION		
NAME	NO.				
EN	2	Analog	Active-high enable input for the device.		
Exposed Pad	ı	Ground	Exposed pad thermal connection. Connect this pad to the PCB ground plane in order to reduce thermal resistance value. It also provides an electrical connection to the input and output capacitors ground terminals.		
FB	5	Analog	Feedback pin. This is the inverting input of the error amplifier used for sensing the output voltage.		
GND	4	Ground	Power ground and signal ground. Connect the bottom feedback resistor between this pin and the feedback pin.		
SS	3	Analog	Soft-start control pin. An internal 2-µA current source charges and external capacitor connected between this pin and GND (pin 4) to set the output voltage ramp rate during start-up. This pin can also be used to configure the tracking feature.		
VIN	1	Power	A low-ESR input capacitance should be located as close as possible to VIN pin and GND pin.		
VOUT	6, 7	Power	This is the output of the internal inductor. Connect an external resistor voltage divider from VOUT to FB to ground.		



## 7 Specifications

## 7.1 Absolute Maximum Ratings (1)(2)

	MIN	MAX	UNIT
VIN, VOUT, EN, FB, SS to GND	-0.3	6	V
Power Dissipation	Internally Limited		
Junction Temperature		150	°C
Peak Reflow Case Temperature (30 sec)	Reflow Case Temperature (30 sec) 245		°C
Storage Temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) For soldering specifications, refer to the Absolute Maximum Ratings for Soldering (SNOA549).

## 7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM) <sup>(1)</sup>	±2000	V

<sup>(1)</sup> The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. Test method is per JESD22-Al14S.

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
VIN to GND	2.95	5.5	V
Junction Temperature (T <sub>J</sub> )	-55	125	°C

#### 7.4 Thermal Information

		LMZ10503EXT	
	THERMAL METRIC <sup>(1)</sup>	NDW (TO-PMOD)	UNIT
		7 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	20	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance (no air flow)	1.9	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> R<sub>0JA</sub> measured on a 2.25-in x 2.25-in (5.8 cm x 5.8 cm) 4-layer board, with 1-oz. copper, thirty six thermal vias, no air flow, and 1-W power dissipation. Refer to Evaluation Board Application Note: AN-2074 LMZ1050xEXT Evaluation Board (SNVA450).



#### 7.5 Electrical Characteristics

Specifications are for  $T_J$  = 25°C unless otherwise specified. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J$  = 25°C, and are provided for reference purposes only.  $V_{IN}$  =  $V_{EN}$  = 3.3 V, unless otherwise indicated in the conditions column.

	PARAMETER	TEST	CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT	
SYSTEM	PARAMETERS							
					0.8			
V <sub>FB</sub>	Total Feedback Voltage Variation Including Line and Load Regulation	$V_{IN} = 2.95 \text{ V to } 5.5 \text{ V}$ $V_{OUT} = 2.5 \text{ V}$ $I_{OUT} = 0 \text{ A to } 3 \text{ A}$	over the operating junction temperature range T <sub>J</sub> of –55°C to 125°C	0.78		0.82	V	
		.,	.,			0.8		
V <sub>FB</sub>	Feedback Voltage Variation	V <sub>IN</sub> = 3.3 V, V <sub>OUT</sub> = 2.5 V I <sub>OUT</sub> = 0 A	over the operating junction temperature range T <sub>J</sub> of –55°C to 125°C	0.787		0.812	V	
		V 22VV 25			0.798			
V <sub>FB</sub>	Feedback Voltage Variation	$V_{IN} = 3.3 \text{ V}, V_{OUT} = 2.5 \text{ V}$ $I_{OUT} = 3 \text{ A}$	over the operating junction temperature range T <sub>J</sub> of –55°C to 125°C	0.785		0.81	V	
					2.6			
	Input UVLO Threshold	Rising	over the operating junction temperature range T <sub>J</sub> of –55°C to 125°C			2.95		
$V_{IN(UVLO)}$	(Measured at VIN pin)				2.4		V	
		Falling	over the operating junction temperature range T <sub>J</sub> of –55°C to 125°C	1.95				
I <sub>SS</sub>	Soft-Start Current	Charging Current			2		μΑ	
					1.7			
l <sub>Q</sub>	Non-Switching Input Current	V <sub>FB</sub> = 1 V	over the operating junction temperature range T <sub>J</sub> of –55°C to 125°C			3	mA	
					260			
I <sub>SD</sub>	Shutdown Quiescent Current	$V_{IN} = 5.5 \text{ V}, V_{EN} = 0 \text{ V}$	over the operating junction temperature range T <sub>J</sub> of –55°C to 125°C			500	μΑ	
					5.2			
l <sub>ocl</sub>	Output Current Limit (Average Current)	V <sub>OUT</sub> = 2.5 V	over the operating junction temperature range T <sub>J</sub> of –55°C to 125°C	3.8		6.7	Α	
$f_{FB}$	Frequency Fold-back	In current limit			250		kHz	
PWM SEC	CTION							
					1000			
f <sub>SW</sub>	Switching Frequency	over the operating junctito 125°C	on temperature range T <sub>J</sub> of –55°C	700		1160	kHz	
D <sub>range</sub>	PWM Duty Cycle Range	over the operating junction 125°C	on temperature range T <sub>J</sub> of –55°C	0%		100%		
ENABLE	CONTROL	T						
V <sub>EN-IH</sub>	EN Pin Rising Threshold	over the operating juncti to 125°C	on temperature range T <sub>J</sub> of –55°C		1.23	1.8	V	
					1.06			
$V_{EN\text{-}IF}$	EN Pin Falling Threshold	over the operating junctito 125°C	on temperature range T <sub>J</sub> of –55°C	0.8			V	

<sup>(1)</sup> Minimum and maximum limits are 100% production tested at an ambient temperature (T<sub>A</sub>) of 25°C. Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate TI's Average Outgoing Quality Level (AOQL).

<sup>2)</sup> Typical numbers are at 25°C and represent the most likely parametric norm.



## **Electrical Characteristics (continued)**


Specifications are for  $T_J$  = 25°C unless otherwise specified. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J$  = 25°C, and are provided for reference purposes only.  $V_{IN}$  =  $V_{EN}$  = 3.3 V, unless otherwise indicated in the conditions column.

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup> TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
THERMA	L CONTROL				
T <sub>SD</sub>	T <sub>J</sub> for Thermal Shutdown		145		°C
T <sub>SD-HYS</sub>	Hysteresis for Thermal Shutdown		10		°C
PERFOR	MANCE PARAMETERS				
$\Delta V_{OUT}$	Output Voltage Ripple	Refer to Table 1 $V_{OUT} = 2.5 \text{ V}$ Bandwidth Limit = 2 MHz	7		mV <sub>pk-pk</sub>
$\Delta V_{OUT}$	Output Voltage Ripple	Refer to Table 5 Bandwidth Limit = 20 MHz	5		mV <sub>pk-pk</sub>
$\Delta V_{FB}$ / $V_{FB}$	Feedback Voltage Line Regulation	$\Delta V_{IN}$ = 2.95 V to 5.5 V $I_{OUT}$ = 0 A	0.04%		
$_{ m OUT}^{ m \Delta V_{OUT}}$ / $_{ m OUT}^{ m COUT}$	Output Voltage Line Regulation	$\Delta V_{IN}$ = 2.95 V to 5.5 V $I_{OUT}$ = 0 A, $V_{OUT}$ = 2.5 V	0.04%		
$\Delta V_{FB}$ / $V_{FB}$	Feedback Voltage Load Regulation	I <sub>OUT</sub> = 0 A to 3 A	0.25%		
$\Delta V_{OUT}$ / $V_{OUT}$	Output Voltage Load Regulation	I <sub>OUT</sub> = 0 A to 3 A V <sub>OUT</sub> = 2.5 V	0.25%		
EFFICIEN	NCY				
	Peak Efficiency (1A) V <sub>IN</sub> = 5 V	V <sub>OUT</sub> = 3.3 V	96.3%		
		V <sub>OUT</sub> = 2.5 V	94.9%		
		V <sub>OUT</sub> = 1.8 V	93.3%		
η		V <sub>OUT</sub> = 1.5 V	92.2%		
		V <sub>OUT</sub> = 1.2 V	90.5%		
		V <sub>OUT</sub> = 0.8 V	86.9%		
		V <sub>OUT</sub> = 2.5 V	95.7%		
		V <sub>OUT</sub> = 1.8 V	94.0%		
η	Peak Efficiency (1A) V <sub>IN</sub> = 3.3 V	V <sub>OUT</sub> = 1.5 V	92.9%		
	1111 0.0 1	V <sub>OUT</sub> = 1.2 V	91.3%		
		V <sub>OUT</sub> = 0.8 V	87.9%		
		V <sub>OUT</sub> = 3.3 V	94.8%		
		V <sub>OUT</sub> = 2.5 V	93%		
n	Full Load Efficiency	V <sub>OUT</sub> = 1.8 V	90.8%		
η	(3A) $V_{IN} = 5 V$	V <sub>OUT</sub> = 1.5 V	89.3%		
		V <sub>OUT</sub> = 1.2 V	87.1%		
		V <sub>OUT</sub> = 0.8 V	82.3%		
		V <sub>OUT</sub> = 2.5 V	92.4%		
		V <sub>OUT</sub> = 1.8 V	89.8%		
η	Full Load Efficiency (3A) V <sub>IN</sub> = 3.3 V	V <sub>OUT</sub> = 1.5 V	88.2%		
	(, -	V <sub>OUT</sub> = 1.2 V	85.9%		
		V <sub>OUT</sub> = 0.8 V	80.8%		



## 7.6 Typical Characteristics

Unless otherwise specified, the following conditions apply:  $V_{IN} = V_{EN} = 5$  V,  $C_{IN}$  is 47- $\mu$ F 10-V X5R ceramic capacitor;  $T_A = 25^{\circ}$ C for efficiency curves and waveforms.





## **Typical Characteristics (continued)**

Unless otherwise specified, the following conditions apply:  $V_{IN} = V_{EN} = 5$  V,  $C_{IN}$  is 47- $\mu$ F 10-V X5R ceramic capacitor;  $T_A = 25^{\circ}$ C for efficiency curves and waveforms.





Figure 11. Prebiased Start-Up

Figure 12. Load Transient Response




## **Typical Characteristics (continued)**

Unless otherwise specified, the following conditions apply:  $V_{IN} = V_{EN} = 5 \text{ V}$ ,  $C_{IN}$  is 47- $\mu$ F 10-V X5R ceramic capacitor;  $T_A = 25^{\circ}\text{C}$  for efficiency curves and waveforms.




 $\rm V_{IN}$  = 5.0 V,  $\rm V_{OUT}$  = 2.5 V,  $\rm I_{OUT}$  = 0.3-A to 2.7-A to 0.3-A step 20-MHz Bandwidth Limited


Refer to Table 5 for BOM, includes optional components



\$500~ns/DIV\$  $\text{V}_{\text{IN}}$  = 3.3 V,  $\text{V}_{\text{OUT}}$  = 2.5 V,  $\text{I}_{\text{OUT}}$  = 3 A, 20 mV/DIV Refer to Table 5 for BOM

Figure 13. Load Transient Response





\$500 ns/DIV\$  $\text{V}_{\text{IN}}$  = 5.0 V,  $\text{V}_{\text{OUT}}$  = 2.5 V,  $\text{I}_{\text{OUT}}$  = 3 A, 20 mV/DIV Refer to Table 5 for BOM

Figure 15. Output Voltage Ripple




## 8 Detailed Description

#### 8.1 Overview

The LMZ10503EXT power module is a complete, easy-to-use DC-DC solution capable of driving up to a 3-A load with exceptional power conversion efficiency, output voltage accuracy, line and load regulation. The LMZ10503EXT is available in an innovative package that enhances thermal performance and allows for hand or machine soldering. The LMZ10503EXT is a reliable and robust solution with the following features: lossless cycle-by-cycle peak current limit to protect for overcurrent or short-circuit fault, thermal shutdown, input undervoltage lockout, and prebiased start-up.

## 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 **Enable**

The LMZ10503EXT features an enable (EN) pin and associated comparator to allow the user to easily sequence the LMZ10503EXT from an external voltage rail, or to manually set the input UVLO threshold. The turnon or rising threshold and hysteresis for this comparator are typically 1.23 V and 0.15 V, respectively. The precise reference for the enable comparator allows the user to ensure that the LMZ10503EXT will be disabled when the system demands it to be.

The EN pin should not be left floating. For always-on operation, connect EN to VIN.

#### 8.3.2 Enable and UVLO

Using a resistor divider from VIN to EN as shown in the schematic diagram below, the input voltage at which the part begins switching can be increased above the normal input UVLO level according to:

$$V_{IN(UVLO)} = 1.23 \text{ V} \times \frac{R_{ent} + R_{enb}}{R_{enb}}$$
(1)

For example, suppose that the required input UVLO level is 3.69 V. Choosing  $R_{enb}$  = 10 k $\Omega$ , then we calculate  $R_{ent}$  = 20 k $\Omega$ .

#### **Feature Description (continued)**




Figure 16. Setting Enable and UVLO

Alternatively, the EN pin can be driven from another voltage source to cater to system sequencing requirements commonly found in FPGA and other multi-rail applications. Figure 17 shows an LMZ10503EXT that is sequenced to start based on the voltage level of a master system rail (V<sub>OUT1</sub>).




Figure 17. Setting Enable and UVLO Using External Power Supply

#### 8.3.3 Soft-Start

The LMZ10503EXT begins to operate when both the VIN and EN, voltages exceed the rising UVLO and enable thresholds, respectively. A controlled soft-start eliminates inrush currents during start-up and allows the user more control and flexibility when sequencing the LMZ10503EXT with other power supplies.

In the event of either VIN or EN decreasing below the falling UVLO or enable threshold respectively, the voltage on the soft-start pin is collapsed by discharging the soft-start capacitor by a 14-µA (typical) current sink to ground.

#### 8.3.4 Soft-Start Capacitor

Determine the soft-start capacitance with the following relationship:

$$C_{SS} = \frac{t_{ss} \times I_{ss}}{V_{FB}}$$

where

- V<sub>FB</sub> is the internal reference voltage (nominally 0.8 V),
- I<sub>SS</sub> is the soft-start charging current (nominally 2 μA)
- and C<sub>SS</sub> is the external soft-start capacitance.

  (2)

Thus, the required soft-start capacitor per unit output voltage start-up time is given by:

$$C_{SS} = 2.5 \, \text{nF/ms} \tag{3}$$

For example, a 4-ms soft-start time will yield a 10-nF capacitance. The minimum soft-start capacitance is 680 pF.



#### **Feature Description (continued)**

#### 8.3.5 Tracking

The LMZ10503EXT can track the output of a master power supply during soft-start by connecting a resistor divider to the SS pin. In this way, the output voltage slew rate of the LMZ10503EXT will be controlled by a master supply for loads that require precise sequencing. When the tracking function is used, a small value soft-start capacitor should be connected to the SS pin to alleviate output voltage overshoot when recovering from a current limit fault.




Figure 18. Tracking Using External Power Supply

#### 8.3.6 Tracking - Equal Soft-Start Time

One way to use the tracking feature is to design the tracking resistor divider so that the master supply output voltage,  $V_{OUT1}$ , and the LMZ10503EXT output voltage,  $V_{OUT2}$ , both rise together and reach their target values at the same time. This is termed ratiometric start-up. For this case, the equation governing the values of tracking divider resistors  $R_{trkb}$  and  $R_{trkt}$  is given by:

$$R_{trkb} = \frac{R_{trkt}}{V_{OUT1} - 1.0 V} \tag{4}$$

Equation 4 includes an offset voltage, of 200 mV, to ensure that the final value of the SS pin voltage exceeds the reference voltage of the LMZ10503EXT. This offset will cause the LMZ10503EXT output voltage to reach regulation slightly before the master supply. For a value of 33 k $\Omega$ , 1% is recommended for R<sub>trkt</sub> as a compromise between high-precision and low-quiescent current through the divider while minimizing the effect of the 2- $\mu$ A soft-start current source.

For example, if the master supply voltage  $V_{OUT1}$  is 3.3 V and the LMZ10503EXT output voltage was 1.8 V, then the value of  $R_{trkb}$  needed to give the two supplies identical soft-start times would be 14.3 k $\Omega$ . Figure 19 shows an example of tracking using equal soft-start time.




Figure 19. Timing Diagram for Tracking Using Equal Soft-Start Time



#### **Feature Description (continued)**

#### 8.3.7 Tracking - Equal Slew Rates

Alternatively, the tracking feature can be used to have similar output voltage ramp rates. This is referred to as simultaneous start-up. In this case, the tracking resistors can be determined based on Equation 5:

$$R_{trkb} = \frac{0.8 \,\text{V}}{\text{V}_{\text{OUT}2} - 0.8 \,\text{V}} \times R_{trkt} \tag{5}$$

and to ensure proper overdrive of the SS pin:

$$V_{OUT2} < 0.8 \times V_{OUT1}$$
 (6)

For the example case of  $V_{OUT1}$  = 5 V and  $V_{OUT2}$  = 2.5 V, with  $R_{trkt}$  set to 33 k $\Omega$  as before,  $R_{trkb}$  is calculated from Equation 5 to be 15.5 k $\Omega$ . Figure 20 shows an example of tracking using equal slew rates.




Figure 20. Timing Diagram for Tracking Using Equal Slew Rates

#### 8.3.8 Current Limit

When a current greater than the output current limit ( $I_{OCL}$ ) is sensed, the ON-time is immediately terminated and the low-side MOSFET is activated. The low-side MOSFET stays on for the entire next four switching cycles. During these skipped pulses, the voltage on the soft-start pin is reduced by discharging the soft-start capacitor by a current sink on the soft-start pin of nominally 14  $\mu$ A. Subsequent overcurrent events will drain more and more charge from the soft-start capacitor, effectively decreasing the reference voltage as the output droops due to the pulse skipping. Reactivation of the soft-start circuitry ensures that when the overcurrent situation is removed, the part will resume normal operation smoothly.

#### 8.3.9 Overtemperature Protection

When the LMZ10503EXT senses a junction temperature greater than 145°C (typical), both switching MOSFETs are turned off and the part enters a standby state. Upon sensing a junction temperature below 135°C (typical), the part will re-initiate the soft-start sequence and begin switching once again.

#### 8.4 Device Functional Modes

#### 8.4.1 Prebias Start-Up Capability

At start-up, the LMZ10503EXT is in a prebiased state when the output voltage is greater than zero. This often occurs in many multi-rail applications such as when powering an ASIC, FPGA, or DSP. The output can be prebiased in these applications through parasitic conduction paths from one supply rail to another. Even though the LMZ10503EXT is a synchronous converter, it will not pull the output low when a prebias condition exists. The LMZ10503EXT will not sink current during start-up until the soft-start voltage exceeds the voltage on the FB pin. Because the device does not sink current it protects the load from damage that might otherwise occur if current is conducted through the parasitic paths of the load.



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The LMZ10503EXT is a step-down DC-to-DC power module. It is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 3 A. The following design procedure can be used to select components for the LMZ10503EXT. Alternately, the WEBENCH software may be used to generate complete designs. When generating a design, the WEBENCH software uses iterative design procedure and accesses comprehensive databases of components. Visit www.ti.com for more details. Note that the low radiated emissions (EMI) are tested under the EN55022 Class B standard (EN 55022:2006, +A1:2007, FCC Part 15 Subpart B: 2007). See Table 9 and Layout for information on the device under test.

#### 9.2 Typical Application

This section provides several application solutions with an associated bill of materials. The compensation for each solution was optimized to work over the full input range. Many applications have a fixed input voltage rail. It is possible to modify the compensation to obtain a faster transient response for a given input voltage operating point.




Figure 21. Typical Applications Schematic

#### 9.2.1 Design Requirements

For this example the following application parameters exist.

- V<sub>IN</sub> = 5 V
- V<sub>OUT</sub> = 2.5 V
- I<sub>OUT</sub> = 3 A
- $\Delta V_{OUT} = 20 \text{ mV}_{pk-pk}$
- $\Delta V_{o tran} = \pm 20 \text{ mV}_{pk-pk}$

Table 1. Bill of Materials,  $V_{IN}$  = 3.3 V to 5 V,  $V_{OUT}$  = 2.5 V,  $I_{OUT~(MAX)}$  = 3 A, Optimized for Electrolytic Input and Output Capacitance

DESIGNATOR	DESCRIPTION	CASE SIZE	MANUFACTURER	MANUFACTURER P/N	QUANTITY
U1	Power module	PFM-7	Texas Instruments	LMZ10503EXTTZ	1
C <sub>in1</sub>	150 μF, 6.3 V, 18 mΩ	C2, 6.0 × 3.2 × 1.8 mm	Sanyo	6TPE150MIC2	1
C <sub>O1</sub>	330 μF, 6.3 V, 18 mΩ	D3L, 7.3 × 4.3 × 2.8 mm	Sanyo	6TPE330MIL	1



#### **Typical Application (continued)**

Table 1. Bill of Materials,  $V_{\text{IN}} = 3.3 \text{ V}$  to 5 V,  $V_{\text{OUT}} = 2.5 \text{ V}$ ,  $I_{\text{OUT} \text{ (MAX)}} = 3 \text{ A}$ , Optimized for Electrolytic Input and Output Capacitance (continued)

DESIGNATOR	DESCRIPTION	CASE SIZE	MANUFACTURER	MANUFACTURER P/N	QUANTITY
R <sub>fbt</sub>	100 kΩ	0603	Vishay Dale	CRCW0603100KFKEA	1
R <sub>fbb</sub>	47.5 kΩ	0603	Vishay Dale	CRCW060347K5FKEA	1
R <sub>comp</sub>	15 kΩ	0603	Vishay Dale	CRCW060315K0FKEA	1
C <sub>comp</sub>	330 pF, ±5%, C0G, 50 V	0603	TDK	C1608C0G1H331J	1
C <sub>SS</sub>	10 nF, ±10%, X7R, 16 V	0603	Murata	GRM188R71C103KA01	1

Table 2. Bill of Materials,  $V_{IN}$  = 3.3 V,  $V_{OUT}$  = 0.8 V,  $I_{OUT}$  (MAX) = 3 A, Optimized for Solution Size and Transient Response<sup>(1)</sup>

DESIGNATOR	DESCRIPTION	CASE SIZE	MANUFACTURER	MANUFACTURER P/N	QUANTITY
U1	Power module	PFM-7	Texas Instruments	LMZ10503EXTTZ	1
C <sub>in1</sub> , C <sub>O1</sub>	47 μF, X5R, 6.3 V	1206	TDK	C3216X5R0J476M	2
R <sub>fbt</sub>	110 kΩ	0402	Vishay Dale	CRCW0402100KFKED	1
$R_{comp}$	1.0 kΩ	0402	Vishay Dale	CRCW04021K00FKED	1
$C_{comp}$	27 pF, ±5%, C0G, 50 V	0402	Murata	GRM1555C1H270JZ01	1
C <sub>SS</sub>	10 nF, ±10%, X7R, 16 V	0402	Murata	GRM155R71C103KA01	1

In the case where the output voltage is 0.8 V, TI recommends to remove R<sub>fbb</sub> and keep R<sub>fbt</sub>, R<sub>comp</sub>, and C<sub>comp</sub> for a type III compensation.

#### 9.2.2 Detailed Design Procedure

LMZ10503EXT is fully supported by WEBENCH and offers the following: component selection, performance, electrical, and thermal simulations as well as the Build-It board, for a reduced design time. On the other hand, all external components can be calculated by following the design procedure below.

- 1. Determine the input voltage and output voltage. Also, make note of the ripple voltage and voltage transient requirements.
- 2. Determine the necessary input and output capacitance.
- 3. Calculate the feedback resistor divider.
- 4. Select the optimized compensation component values.
- 5. Estimate the power dissipation and board thermal requirements.
- 6. Follow the PCB design guideline.
- 7. Learn about the LMZ10503EXT features such as enable, input UVLO, soft-start, tracking, prebiased start-up, current limit, and thermal shutdown.

#### 9.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMZ10504 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.



#### 9.2.2.2 Input Capacitor Selection

A 22-µF or 47-µF high-quality dielectric (X5R, X7R) ceramic capacitor rated at twice the maximum input voltage is typically sufficient. The input capacitor must be placed as close as possible to the VIN pin and GND exposed pad to substantially eliminate the parasitic effects of any stray inductance or resistance on the PCB and supply lines.

Neglecting capacitor equivalent series resistance (ESR), the resultant input capacitor AC ripple voltage is a triangular waveform. The minimum input capacitance for a given peak-to-peak value ( $\Delta V_{IN}$ ) of  $V_{IN}$  is specified as follows:

$$C_{in} \geq \frac{I_{OUT} \times D \times (1-D)}{f_{sw} \times \Delta \, V_{IN}}$$

where

$$D = \frac{V_{OUT}}{V_{IN}} \tag{8}$$

If  $\Delta V_{IN}$  is 1% of  $V_{IN}$ , this equals to 50 mV and  $f_{SW} = 1$  MHz

$$C_{in} \ge \frac{3 \, A \times \left(\frac{2.5 \, V}{5 \, V}\right) \times \left(1 - \frac{2.5 \, V}{5 \, V}\right)}{1 \, MHz \, \times \, 50 \, mV} \ge 15 \, \mu F \tag{9}$$

A second criteria before finalizing the C<sub>in</sub> bypass capacitor is the RMS current capability. The necessary RMS current rating of the input capacitor to a buck regulator can be estimated by:

$$I_{\text{Cin}(\text{RMS})} = I_{\text{OUT}} \times \sqrt{D(1-D)}$$
(10)

$$I_{Cin(RMS)} = 3 \text{ A} \times \sqrt{\frac{2.5 \text{ V}}{5 \text{ V}} \left(1 - \frac{2.5 \text{ V}}{5 \text{ V}}\right)} = 1.5 \text{ A}$$
(11)

With this high AC current present in the input capacitor, the RMS current rating becomes an important parameter. The maximum input capacitor ripple voltage and RMS current occur at 50% duty cycle. Select an input capacitor rated for at least the maximum calculated I<sub>Cin(RMS)</sub>.

Additional bulk capacitance with higher ESR may be required to damp any resonance effects of the input capacitance and parasitic inductance.

#### 9.2.2.3 Output Capacitor Selection

In general, 22-µF to 100-µF high-quality dielectric (X5R, X7R) ceramic capacitor rated at twice the maximum output voltage is sufficient given the optimal high-frequency characteristics and low ESR of ceramic dielectrics. Although, the output capacitor can also be of electrolytic chemistry for increased capacitance density.

Two output capacitance equations are required to determine the minimum output capacitance. One equation determines the output capacitance ( $C_O$ ) based on PWM ripple voltage. The second equation determines  $C_O$  based on the load transient characteristics. Select the largest capacitance value of the two.

The minimum capacitance, given the maximum output voltage ripple ( $\Delta V_{OUT}$ ) requirement, is determined by Equation 12:

$$C_{O} \ge \frac{\Delta i_{L}}{8 \times f_{sw} \times \left[\Delta V_{OUT} - (\Delta i_{L} \times R_{ESR})\right]}$$

where

• the peak to peak inductor current ripple ( $\Delta i_L$ ) is equal to Equation 13: (12)

$$\Delta i_{L} = \frac{(V_{IN} - V_{OUT}) \times D}{L \times f_{sw}}$$
(13)



 $R_{ESR}$  is the total output capacitor ESR, L is the inductance value of the internal power inductor, where L = 2.2  $\mu$ H, and  $f_{SW}$  = 1 MHz. Therefore, per the design example:

$$\Delta i_{L} = \frac{(5 \text{ V} - 2.2 \text{ V}) \times \frac{2.5 \text{ V}}{5 \text{ V}}}{2.2 \text{ }\mu\text{H} \times 1 \text{ MHz}} = 568 \text{ mA} \tag{14}$$

The minimum output capacitance requirement due to the PWM ripple voltage is:

$$C_{O} \ge \frac{568 \text{ mA}}{8 \times 1 \text{ MHz} \times \left[20 \text{ mV} - \left(568 \text{ mA} \times 3 \text{ m}\Omega\right)\right]}$$

$$\tag{15}$$

$$C_O \ge 4 \mu F$$
 (16)

Three  $m\Omega$  is a typical  $R_{ESR}$  value for ceramic capacitors.

Equation 17 provides a good first pass capacitance requirement for a load transient:

$$C_{O} \geq \frac{I_{step} \times V_{FB} \times L \times V_{IN}}{4 \times V_{OUT} \times (V_{IN} - V_{OUT}) \times \Delta Vo\_tran}$$

where

- I<sub>step</sub> is the peak to peak load step (for this example I<sub>step</sub> = 10% to 90% of the maximum load),
- $V_{FB} = 0.8 \text{ V}$ , and  $\Delta V_{o \text{ tran}}$  is the maximum output voltage deviation, which is ±20 mV. (17)

Therefore the capacitance requirement for the given design parameters is:

$$C_{O} \ge \frac{2.4 \, A \times 0.8 \, V \times 2.2 \mu \, H \times 5 \, V}{4 \times 2.5 \, V \times (5 \, V - 2.5 \, V) \times 20 \, mV} \tag{18}$$

$$C_O \ge 42 \mu F$$
 (19)

In this particular design the output capacitance is determined by the load transient requirements.

Table 3 lists some examples of commercially available capacitors that can be used with the LMZ10503EXT.

**Table 3. Recommended Output Filter Capacitors** 

C <sub>O</sub> (µF)	VOLTAGE (V), R <sub>ESR</sub> (mΩ)	MAKE	MANUFACTURER	PART NUMBER	CASE SIZE
22	6.3, < 5	Ceramic, X5R	TDK	C3216X5R0J226M	1206
47	6.3, < 5	Ceramic, X5R	TDK	C3216X5R0J476M	1206
47	6.3, < 5	Ceramic, X5R	TDK	C3225X5R0J476M	1210
47	10.0, < 5	Ceramic, X5R	TDK	C3225X5R1A476M	1210
100	6.3, < 5	Ceramic, X5R	TDK	C3225X5R0J107M	1210
100	6.3, 50	Tantalum	AVX	TPSD157M006#0050	D, 7.5 × 4.3 × 2.9 mm
100	6.3, 25	Organic Polymer	Sanyo	6TPE100MPB2	B2, 3.5 × 2.8 × 1.9 mm
150	6.3, 18	Organic Polymer	Sanyo	6TPE150MIC2	C2, 6.0 × 3.2 × 1.8 mm
330	6.3, 18	Organic Polymer	Sanyo	6TPE330MIL	D3L, 7.3 × 4.3 × 2.8 mm
470	6.3, 23	Niobium Oxide	AVX	NOME37M006#0023	E, 7.3 × 4.3 × 4.1 mm

#### 9.2.2.3.1 Output Voltage Setting

A resistor divider network from V<sub>OUT</sub> to the FB pin determines the desired output voltage as follows:

$$V_{OUT} = 0.8 \text{ V} \times \frac{R_{fbt} + R_{fbb}}{R_{fbb}}$$
(20)

 $R_{fbt}$  is defined based on the voltage loop requirements and  $R_{fbb}$  is then selected for the desired output voltage. Resistors are normally selected as 0.5% or 1% tolerance. Higher accuracy resistors such as 0.1% are also available.



The feedback voltage (at  $V_{OUT} = 2.5 \text{ V}$ ) is accurate to within -2.5% / +2.5% over temperature and over line and load regulation. Additionally, the LMZ10503EXT contains error nulling circuitry to substantially eliminate the feedback voltage variation over temperature as well as the long-term aging effects of the internal amplifiers. In addition the zero nulling circuit dramatically reduces the 1/f noise of the bandgap amplifier and reference. The manifestation of this circuit action is that the duty cycle will have two slightly different but distinct operating points, each evident every other switching cycle.

#### 9.2.2.4 Loop Compensation

The LMZ10503EXT preserves flexibility by integrating the control components around the internal error amplifier while using three small external compensation components from V<sub>OUT</sub> to FB. An integrated type II (two pole, one zero) voltage-mode compensation network is featured. To ensure stability, an external resistor and small value capacitor can be added across the upper feedback resistor as a pole-zero pair to complete a type III (three pole, two zero) compensation network. The compensation components recommended in Table 4 provide type III compensation at an optimal control loop performance. The typical phase margin is 45° with a bandwidth of 80 kHz. Calculated output capacitance values not listed in Table 4 should be verified before designing into production. The AN-2013 LMZ1050x/LMZ1050xEXT SIMPLE SWITCHER Power Module (SNVA417) is a detailed application note that provides verification support. In general, calculated output capacitance values below the suggested value will have reduced phase margin and higher control loop bandwidth. Output capacitance values above the suggested values will experience a lower bandwidth and increased phase margin. Higher bandwidth is associated with faster system response to sudden changes such as load transients. Phase margin changes the characteristics of the response. Lower phase margin is associated with underdamped ringing and higher phase margin is associated with overdamped response. Losing all phase margin will cause the system to be unstable; an optimized area of operation is 30° to 60° of phase margin, with a bandwidth of 100 kHz ±20 kHz.




Figure 22. Loop Compensation Control Components

Table 4. LMZ10503EXT Compensat	ition Component values ''
--------------------------------	---------------------------

V 00	)() (E)	ESR (mΩ)		P (kO)	C (nE)	D (I/O)
V <sub>IN</sub> (V)	C <sub>O</sub> (μF)	MIN	MAX	R <sub>fbt</sub> (kΩ)	C <sub>comp</sub> (pF)	R <sub>comp</sub> (kΩ)
	22	2	20	150	47	1
	47	2	20	100	100	4.53
	100	1	10	71.5	180	2
5	150	1	5	56.2	270	0.499
5	150	10	25	100	180	4.53
	150	26	50	182	100	8.25
	220	15	30	133	160	4.99
	220	31	60	200	100	6.98


In the special case where the output voltage is 0.8 V, TI recommends to remove R<sub>fbb</sub> and keep R<sub>fbt</sub>, R<sub>comp</sub>, and C<sub>comp</sub> for a type III compensation.



Table 4. LMZ10503EXT Compensation Component Values<sup>()</sup> (continued)

V 00	C (::F)	ESR (mΩ)		B (kO)	C (nE)	D (kO)
V <sub>IN</sub> (V)	$C_{O}$ ( $\mu$ F) MIN MAX $R_{fbt}$ ( $k\Omega$ )	R <sub>fbt</sub> (kΩ)	C <sub>comp</sub> (pF)	R <sub>comp</sub> (kΩ)		
	22	2	20	100	56.2	5.62
	47	2	20	76.8	120	3.32
	100	1	10	49.9	220	1
3.3	150	1	5	40.2	430	1
3.3	150	10	25	43.2	390	3.32
	150	26	50	100	180	4.53
	220	15	30	80.6	240	3.32
	220	31	60	140	150	4.99

## 9.2.3 Application Curves





## 9.3 System Examples

# 9.3.1 Application Schematic for 3.3-V to 5-V Input and 2.5-V Output With Optimized Ripple and Transient Response

The compensation for each solution was optimized to work over the full input range. Many applications have a fixed input voltage rail. It is possible to modify the compensation to obtain a faster transient response for a given input voltage operating point.




Figure 26. Schematic for 2.5-V Output Based on 3.3-V to 5-V Input

Table 5. Bill of Materials,  $V_{\rm IN}$  = 3.3 V to 5 V,  $V_{\rm OUT}$  = 2.5 V,  $I_{\rm OUT~(MAX)}$  = 3 A, Optimized for Low Input and Output Ripple Voltage and Fast Transient Response

	•		. •	•	
DESIGNATOR	DESCRIPTION	CASE SIZE	MANUFACTURER	MANUFACTURER P/N	QUANTITY
U1	Power module	PFM-7	Texas Instruments	LMZ10503EXTTZ-ADJ	1
C <sub>in1</sub>	22 μF, X5R, 10 V	1210	AVX	1210ZD226MAT	2
C <sub>in2</sub>	220 μF, 10 V, AL-Elec	E	Panasonic	EEE1AA221AP	1 <sup>(1)</sup>
C <sub>O1</sub>	4.7 μF, X5R, 10 V	0805	AVX	0805ZD475MAT	1 <sup>(1)</sup>
C <sub>O2</sub>	22 μF, X5R, 6.3 V	1206	AVX	12066D226MAT	1 <sup>(1)</sup>
C <sub>O3</sub>	100 μF, X5R, 6.3 V	1812	AVX	18126D107MAT	1
R <sub>fbt</sub>	75 kΩ	0402	Vishay Dale	CRCW040275K0FKED	1
R <sub>fbb</sub>	34.8 kΩ	0402	Vishay Dale	CRCW040234K8FKED	1
R <sub>comp</sub>	1.0 kΩ	0402	Vishay Dale	CRCW04021K00FKED	1
$C_{comp}$	220 pF, ±5%, C0G, 50 V	0402	Murata	GRM1555C1H221JA01D	1
C <sub>SS</sub>	10 nF, ±10%, X7R, 16 V	0402	Murata	GRM155R71C103KA01	1

<sup>(1)</sup> Optional components, include for low input and output voltage ripple.

Table 6. Output Voltage Setting ( $R_{fbt} = 75 \text{ k}\Omega$ )

V <sub>OUT</sub>	R <sub>fbb</sub>
3.3V	23.7 kΩ
2.5 V	34.8 kΩ
1.8 V	59 kΩ
1.5 V	84.5 kΩ
1.2 V	150 kΩ
0.9 V	590 kΩ



## 9.3.2 Application Schematic for 3.3-V to 5-V Input and 2.5-V Output

The compensation for each solution was optimized to work over the full input range. Many applications have a fixed input voltage rail. It is possible to modify the compensation to obtain a faster transient response for a given input voltage operating point.




Figure 27. Schematic for 2.5-V Output Based on 3.3-V to 5-V Input

Table 7. Bill of Materials for Evaluation Board,  $V_{IN}$  = 3.3 V to 5 V,  $V_{OUT}$  = 2.5 V,  $I_{OUT\ (MAX)}$  = 3 A

DESIGNATOR	DESCRIPTION	CASE SIZE	MANUFACTURER	MANUFACTURER P/N	QUANTITY
U1	Power module	PFM-7	Texas Instruments	LMZ10503EXTTZ	1
C <sub>in1</sub>	1 μF, X7R, 16 V	0805	TDK	C2012X7R1C105K	1
$C_{in2}, C_{O1}$	4.7 μF, X5R, 6.3 V	0805	TDK	C2012X5R0J475K	2
$C_{in3}, C_{O2}$	22 μF, X5R, 16 V	1210	TDK	C3225X5R1C226M	2
$C_{in4}$	47 μF, X5R, 6.3 V	1210	TDK	C3225X5R0J476M	1
C <sub>in5</sub>	220 μF, 10 V, AL-Elec	E	Panasonic	EEE1AA221AP	1
C <sub>O3</sub>	100 μF, X5R, 6.3 V	1812	TDK	C4532X5R0J107M	1
$R_{fbt}$	75 kΩ	0805	Vishay Dale	CRCW080575K0FKEA	1
$R_{fbb}$	34.8 kΩ	0805	Vishay Dale	CRCW080534K8FKEA	1
$R_{comp}$	1.1 kΩ	0805	Vishay Dale	CRCW08051K10FKEA	1
C <sub>comp</sub>	180 pF, ±5%, C0G, 50 V	0603	TDK	C1608C0G1H181J	1
R <sub>en1</sub>	100 kΩ	0805	Vishay Dale	CRCW0805100KFKEA	1
C <sub>SS</sub>	10 nF, ±5%, C0G, 50 V	0805	TDK	C2012C0G1H103J	1

Table 8. Output Voltage Setting ( $R_{fbt} = 75 \text{ k}\Omega$ )

V <sub>out</sub>	R <sub>fbb</sub>
3.3V	23.7 kΩ
2.5 V	34.8 kΩ
1.8 V	59 kΩ
1.5 V	84.5 kΩ
1.2 V	150 kΩ
0.9 V	590 kΩ



## 9.3.3 EMI Tested Schematic for 2.5-V Output Based on 3.3-V to 5-V Input

The compensation for each solution was optimized to work over the full input range. Many applications have a fixed input voltage rail. It is possible to modify the compensation to obtain a faster transient response for a given input voltage operating point.




Figure 28. EMI Tested Schematic for 2.5-V Output Based on 3.3-V to 5-V Input

Table 9. Bill of Materials,  $V_{IN}$  = 5 V,  $V_{OUT}$  = 2.5 V,  $I_{OUT\ (MAX)}$  = 3 A, Tested With EN55022 Class B Radiated Emissions

DESIGNATOR	DESCRIPTION	CASE SIZE	MANUFACTURER	MANUFACTURER P/N	QUANTITY
U1	Power module	PFM-7	Texas Instruments	LMZ10503EXTTZ	1
C <sub>in1</sub>	1 μF, X7R, 16 V	0805	TDK	C2012X7R1C105K	1
C <sub>in2</sub>	4.7 μF, X5R, 6.3 V	0805	TDK	C2012X5R0J475K	1
C <sub>in3</sub>	47 μF, X5R, 6.3 V	1210	TDK	C3225X5R0J476M	1
C <sub>O1</sub>	100 μF, X5R, 6.3 V	1812	TDK	C4532X5R0J107M	1
R <sub>fbt</sub>	75 kΩ	0805	Vishay Dale	CRCW080575K0FKEA	1
R <sub>fbb</sub>	34.8 kΩ	0805	Vishay Dale	CRCW080534K8FKEA	1
R <sub>comp</sub>	1.1 kΩ	0805	Vishay Dale	CRCW08051K10FKEA	1
C <sub>comp</sub>	180 pF, ±5%, C0G, 50 V	0603	TDK	C1608C0G1H181J	1
C <sub>SS</sub>	10 nF, ±5%, C0G, 50 V	0805	TDK	C2012C0G1H103J	1

Table 10. Output Voltage Setting ( $R_{fbt} = 75 \text{ k}\Omega$ )

V <sub>out</sub>	R <sub>fbb</sub>
3.3 V	23.7 kΩ
2.5 V	34.8 kΩ
1.8 V	59 kΩ
1.5 V	84.5 kΩ
1.2 V	150 kΩ
0.9 V	590 kΩ



## 10 Power Supply Recommendations

The LMZ10503EXT device is designed to operate from an input voltage supply range between 2.95 V and 5.5 V. This input supply should be well regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail should be low enough that an input current transient does not cause a high enough drop at the LMZ10503EXT supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is more than a few inches from the LMZ10503EXT, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. The amount of bulk capacitance is not critical, but a 47- $\mu$ F or 100- $\mu$ F electrolytic capacitor is a typical choice.

## 11 Layout

#### 11.1 Layout Guidelines

PCB layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce and resistive voltage drop in the traces. These can send erroneous signals to the DC-DC converter resulting in poor regulation or instability. Good layout can be implemented by following a few simple design rules.

#### 1. Minimize area of switched current loops.

From an EMI reduction standpoint, it is imperative to minimize the high di/dt current paths. The high current that does not overlap contains high di/dt, see Figure 29. Therefore physically place input capacitor ( $C_{in1}$ ) as close as possible to the LMZ10503EXT VIN pin and GND exposed pad to avoid observable high-frequency noise on the output pin. This will minimize the high di/dt area and reduce radiated EMI. Additionally, grounding for both the input and output capacitor should consist of a localized top side plane that connects to the GND exposed pad (EP).

#### 2. Have a single point ground.

The ground connections for the feedback, soft-start, and enable components should be routed only to the GND pin of the device. This prevents any switched or load currents from flowing in the analog ground traces. If not properly placed, poor grounding can result in degraded load regulation or erratic output voltage ripple behavior. Provide the single point ground connection from pin 4 to EP.

#### 3. Minimize trace length to the FB pin.

Both feedback resistors,  $R_{fbt}$  and  $R_{fbb}$ , and the compensation components,  $R_{comp}$  and  $C_{comp}$ , should be located close to the FB pin. Because the FB node is high impedance, keep the copper area as small as possible. This is most important as relatively high-value resistors are used to set the output voltage.

#### 4. Make input and output bus connections as wide as possible.

This reduces any voltage drops on the input or output of the converter and maximizes efficiency. To optimize voltage accuracy at the load, ensure that a separate feedback voltage sense trace is made at the load. Doing so will correct for voltage drops and provide optimum output accuracy.

#### 5. Provide adequate device heat-sinking.

Use an array of heat-sinking vias to connect the exposed pad to the ground plane on the bottom PCB layer. If the PCB has multiple copper layers, thermal vias can also be employed to make connection to inner layer heat-spreading ground planes. For best results use a  $6 \times 6$  via array with minimum via diameter of 8 mils thermal vias spaced 59 mils (1.5 mm). Ensure enough copper area is used for heat-sinking to keep the junction temperature below  $125^{\circ}$ C.



## 11.2 Layout Examples

The PCB design is available in the LMZ10503EXT product folder at www.ti.com.




Figure 29. Critical Current Loops to Minimize




Figure 30. PCB Layout Guide



# **Layout Examples (continued)**




Figure 31. Top Copper




Figure 32. Internal Layer 1 (Ground)



## **Layout Examples (continued)**




Figure 33. Internal Layer 2 (Ground and Signal Traces)




Figure 34. Bottom Copper



## 11.3 Estimate Power Dissipation and Thermal Considerations

Use the current derating curves in the *Typical Characteristics* section to obtain an estimate of power loss ( $P_{IC\_LOSS}$ ). For the design case of  $V_{IN} = 5$  V,  $V_{OUT} = 2.5$  V,  $I_{OUT} = 3$  A,  $T_{A(MAX)} = 85^{\circ}C$ , and  $T_{J(MAX)} = 125^{\circ}C$ , the device must see a thermal resistance from case to ambient ( $\theta_{CA}$ ) of less than:

$$\theta_{CA} \ge \frac{T_{J(MAX)} - T_{A(MAX)}}{P_{IC\_LOSS}} - \theta_{JC}$$
(21)

$$\theta_{\text{CA}} < \frac{125^{\circ}\text{C} - 85^{\circ}\text{C}}{1.36 \text{ W}} - 1.9 \frac{^{\circ}\text{C}}{\text{W}} < 27.5 \frac{^{\circ}\text{C}}{\text{W}}$$
(22)

Given the typical thermal resistance from junction to case ( $\theta_{JC}$ ) to be 1.9°C/W (typical). Continuously operating at a  $T_J$  greater than 125°C will have a shorten lifespan.

To reach  $\theta_{CA} = 69.5$ °C/W, the PCB is required to dissipate heat effectively. With no airflow and no external heat, a good estimate of the required board area covered by 1-oz. copper on both the top and bottom metal layers is:

Board Area\_cm<sup>2</sup> 
$$\geq \frac{500}{\theta_{CA}} \times \frac{^{\circ}C \times cm^2}{W}$$
 (23)

Board Area\_cm<sup>2</sup> 
$$\geq \frac{500}{69.5 \frac{^{\circ}C}{W}} \times \frac{^{\circ}C \times cm^2}{W}$$
 (24)

As a result, approximately 7.2 square cm of 1-oz. copper on top and bottom layers is required for the PCB design.

The PCB copper heat sink must be connected to the exposed pad (EP). Approximately thirty six, 8 mils thermal vias spaced 59 mils (1.5 mm) apart must connect the top copper to the bottom copper. For an extended discussion and formulations of thermal rules of thumb, refer to AN-2020 Thermal Design By Insight, Not Hindsight (SNVA419). For an example of a high thermal performance PCB layout with  $\theta_{JA}$  of 20°C/W, refer to the evaluation board application note AN-2074 LMZ1050xEXT Evaluation Board (SNVA450) and for results of a study of the effects of the PCB designs, refer to AN-2026 Effect of PCB Design on Thermal Performance of SIMPLE SWITCHER Power Modules (SNVA424).



#### 11.4 Power Module SMT Guidelines

The recommendations below are for a standard module surface mount assembly

- Land Pattern Follow the PCB land pattern with either soldermask defined or non-soldermask defined pads
- Stencil Aperture
  - For the exposed die attach pad (DAP), adjust the stencil for approximately 80% coverage of the PCB land pattern
  - For all other I/O pads use a 1:1 ratio between the aperture and the land pattern recommendation
- Solder Paste Use a standard SAC Alloy such as SAC 305, type 3 or higher
- Stencil Thickness 0.125 to 0.15 mm
- Reflow Refer to solder paste supplier recommendation and optimized per board size and density
- · Maximum number of reflows allowed is one
- Refer to AN Design Summary LMZ1xxx and LMZ2xxx Power Modules Family (SNAA214) for reflow information.




Figure 35. Sample Reflow Profile

**Table 11. Sample Reflow Profile Table** 

PROBE	MAX TEMP (°C)	REACHED MAX TEMP	TIME ABOVE 235°C	REACHED 235°C	TIME ABOVE 245°C	REACHED 245°C	TIME ABOVE 260°C	REACHED 260°C
1	242.5	6.58	0.49	6.39	0.00	_	0.00	_
2	242.5	7.10	0.55	6.31	0.00	7.10	0.00	_
3	241.0	7.09	0.42	6.44	0.00	-	0.00	-



## 12 デバイスおよびドキュメントのサポート

#### 12.1 デバイス・サポート

#### 12.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

#### 12.1.2 開発サポート

#### 12.1.2.1 WEBENCH®ツールによるカスタム設計

ここをクリックすると、WEBENCH® Power Designerにより、LMZ10504を使用するカスタム設計を作成できます。

- 1. 最初に、入力電圧(V<sub>IN</sub>)、出力電圧(V<sub>OUT</sub>)、出力電流(I<sub>OUT</sub>)の要件を入力します。
- 2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
- 3. 生成された設計を、テキサス・インスツルメンツが提供する他の方式と比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

通常、次の操作を実行可能です。

- 電気的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットで出力する。
- 設計のレポートをPDFで印刷し、設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

#### 12.2 ドキュメントのサポート

## 12.2.1 関連資料

関連資料については、以下を参照してください。

- 『AN-2027 LMZ14203 SIMPLE SWITCHER電源モジュール用の反転アプリケーション』(SNVA425)
- 『ハンダ付けの絶対最大定格』(SNOA549)
- 『AN-2074 LMZ1050xEXT 評価ボード』(SNVA450)
- 『AN-2024 LMZ1420x/LMZ1200x評価ボード』(SNVA422)
- 『AN-2013 LMZ1050x/LMZ1050xEXT SIMPLE SWITCHER電源モジュール』(SNVA417)
- 『AN-2020 システムの基本設計に応じた熱設計』(SNVA419)
- 『AN-2026 SIMPLE SWITCHER電源モジュールの熱特性に対するPCB設計の影響』(SNVA424)
- 『LMZ1xxxおよびLMZ2xxx電源モジュール・ファミリの設計概要』(SNAA214)

## 12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.



#### 12.4 商標

E2E is a trademark of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## 12.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もありま す。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



## PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMZ10503EXTTZ/NOPB	ACTIVE	TO-PMOD	NDW	7	250	RoHS Exempt & Green	SN	Level-3-245C-168 HR	-55 to 125	LMZ10503 EXT	Samples
LMZ10503EXTTZE/NOPB	ACTIVE	TO-PMOD	NDW	7	45	RoHS Exempt & Green	SN	Level-3-245C-168 HR	-55 to 125	LMZ10503 EXT	Samples
LMZ10503EXTTZX/NOPB	ACTIVE	TO-PMOD	NDW	7	500	RoHS Exempt & Green	SN	Level-3-245C-168 HR	-55 to 125	LMZ10503 EXT	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**


6-Feb-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-May-2024

## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMZ10503EXTTZ/NOPB	TO- PMOD	NDW	7	250	330.0	24.4	10.6	14.22	5.0	16.0	24.0	Q2
LMZ10503EXTTZX/NOPB	TO- PMOD	NDW	7	500	330.0	24.4	10.6	14.22	5.0	16.0	24.0	Q2



www.ti.com 11-May-2024




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMZ10503EXTTZ/NOPB	TO-PMOD	NDW	7	250	356.0	356.0	45.0
LMZ10503EXTTZX/NOPB	TO-PMOD	NDW	7	500	356.0	356.0	45.0

# **PACKAGE MATERIALS INFORMATION**


www.ti.com 11-May-2024

## **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LMZ10503EXTTZE/NOPB	NDW	TO-PMOD	7	45	502	17	6700	8.4



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated