


# LP2980-N マイクロパワー、50mA、超低ドロップアウトレギュレータ、SOT23 パッケージ

## 1 特長

- $V_{IN}$  範囲 (新チップ): 2.5V~16V
- $V_{OUT}$  範囲 (新チップ):
  - 1.2V~5.0V (固定、100mV ステップ)
- $V_{OUT}$  精度:
  - $\pm 0.5\%$  (A グレードの従来チップ)
  - $\pm 1\%$  (標準グレードの従来チップ)
  - $\pm 0.5\%$  (A グレードおよび標準グレードの新チップ)
- 負荷および温度範囲にわたる出力精度:  $\pm 1\%$  (新チップ)
- 出力電流: 最大 50mA
- 低い  $I_Q$  (新チップ):  $69\mu A$  ( $I_{LOAD} = 0mA$  の場合)
- 低い  $I_Q$  (新チップ):  $380\mu A$  ( $I_{LOAD} = 50mA$  の場合)
- シャットダウン電流と温度との関係:
  - $0.01\mu A$  (標準値) (従来チップ)
  - $1.12\mu A$  (標準値) (新チップ)
- 出力電流制限および過熱保護
- $2.2\mu F$  のセラミックコンデンサで安定動作 (新チップ)
- 高 PSRR (新チップ):
  - 1kHz で 75dB、1MHz で 45dB
- 動作時接合部温度:  $-40^\circ C \sim +125^\circ C$
- パッケージ: 5ピン SOT-23 (DBV)

## 2 アプリケーション

- 住宅用ブレーカ
- ソリッド・ステート・ドライブ (SSD)
- 電気メーター
- 電化製品
- ビル・オートメーション



代表的なアプリケーション回路

## 3 概要

LP2980-N は、固定出力で入力範囲の広い、低ドロップアウト (LDO) の電圧レギュレータで、2.5V~16V の入力電圧範囲、最大 50mA の負荷電流に対応します。LP2980-N は、1.2V~5.0V の出力範囲をサポートしています (新チップ)。

さらに、LP2980-N (新チップ) は、負荷および温度の全範囲にわたって 1% の出力精度を備えており、低電圧マイクロコントローラ (MCU) およびプロセッサのニーズを満たすことができます。

新チップの広帯域の PSRR 特性は、1kHz で 75dB、1MHz で 45dB であり、上流の DC/DC コンバータのスイッチング周波数を減衰して、レギュレータ後のフィルタ処理を最小化できます。


内部ソフトスタート時間および電流制限保護により、スタートアップ時の突入電流が減少し、入力静電容量を最小化しました。過電流および過熱保護などの一般的な保護機能を備えています。

LP2980-N は、5 ピン、2.9mm × 1.6mm の SOT-23 (DBV) パッケージで供給されます。

### パッケージ情報

部品番号	パッケージ(1)	パッケージ・サイズ(2)
LP2980-N	DBV (SOT-23, 5)	2.9mm × 2.8mm

- (1) 詳細については、「メカニカル、パッケージ、および注文情報」を参照してください。
- (2) パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。



ドロップアウト電圧と温度との関係 (新チップ)



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	<b>7 Application and Implementation</b> .....	<b>18</b>
<b>2 アプリケーション</b> .....	<b>1</b>	7.1 Application Information.....	18
<b>3 概要</b> .....	<b>1</b>	7.2 Typical Application.....	20
<b>4 Pin Configuration and Functions</b> .....	<b>2</b>	7.3 Power Supply Recommendations.....	23
<b>5 Specifications</b> .....	<b>3</b>	7.4 Layout.....	23
5.1 Absolute Maximum Ratings.....	3	<b>8 Device and Documentation Support</b> .....	<b>24</b>
5.2 ESD Ratings.....	3	8.1 Device Support.....	24
5.3 Recommended Operating Conditions.....	3	8.2 Device Nomenclature.....	24
5.4 Thermal Information.....	4	8.3 ドキュメントの更新通知を受け取る方法.....	24
5.5 Electrical Characteristics.....	4	8.4 サポート・リソース.....	24
5.6 Typical Characteristics.....	7	8.5 Trademarks.....	24
<b>6 Detailed Description</b> .....	<b>14</b>	8.6 静電気放電に関する注意事項.....	24
6.1 Overview.....	14	8.7 用語集.....	24
6.2 Functional Block Diagram.....	14	<b>9 Revision History</b> .....	<b>25</b>
6.3 Feature Description.....	14	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	<b>25</b>
6.4 Device Functional Modes.....	17		

## 4 Pin Configuration and Functions




図 4-1. DBV Package, 5-Pin SOT-23 (Top View)

表 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	IN	I	Input supply pin. Use a capacitor with a value of 1 $\mu$ F or larger from this pin to ground. See the <a href="#">Input and Output Capacitor Requirements</a> section for more information.
2	GND	—	Common ground (device substrate).
3	ON/OFF	I	Enable pin for the LDO. Driving the ON/OFF pin high enables the device. Driving this pin low disables the device. High and low thresholds are listed in the <a href="#">Electrical Characteristics</a> table. Tie this pin to $V_{IN}$ if unused.
4	N/C	—	Do not connect.
5	OUT	O	Output of the regulator. Use a capacitor with a value of 2.2 $\mu$ F or larger from this pin to ground <sup>(1)</sup> . See the <a href="#">Input and Output Capacitor Requirements</a> section for more information.

- (1) The nominal output capacitance must be greater than 1  $\mu$ F. Throughout this document, the nominal derating on these capacitors is 50%. Make sure that the effective capacitance at the pin is greater than 1  $\mu$ F.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

		MIN	MAX	UNIT
V <sub>IN</sub>	Continuous input voltage range (for legacy chip)	-0.3	16	V
	Continuous input voltage range (for new chip)	-0.3	18	V
V <sub>OUT</sub>	Output voltage range (for legacy chip)	-0.3	9	V
	Output voltage range (for new chip)	-0.3	V <sub>IN</sub> + 0.3 or 9 (whichever is smaller)	V
V <sub>ON/OFF</sub>	ON/OFF pin voltage range (for legacy chip)	-0.3	16	V
	ON/OFF pin voltage range (for new chip)	-0.3	18	V
Current	Maximum output	Internally limited		A
Temperature	Operating junction, T <sub>J</sub>	-55	150	°C
	Storage, T <sub>stg</sub>	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages with respect to GND.

### 5.2 ESD Ratings

			VALUE (Legacy Chip)	VALUE (New Chip)	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	±3000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	±1000	

- (1) JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Supply input voltage (for legacy chip)	2.2		16	V
	Supply input voltage (for new chip)	2.5		16	V
V <sub>OUT</sub>	Output voltage (for legacy chip)	1.2		10.0	V
	Output voltage (for new chip)	1.2		5	V
V <sub>ON/OFF</sub>	Enable voltage (for legacy chip)	0		V <sub>IN</sub>	V
	Enable voltage (for new chip)	0		16	V
I <sub>OUT</sub>	Output current	0		50	mA
C <sub>IN</sub> <sup>(1)</sup>	Input capacitor		1		μF
C <sub>OUT</sub>	Output capacitor (for legacy chip)	2.2	4.7		
	Output capacitance (for new chip) <sup>(1)</sup>	1	2.2	200	
T <sub>J</sub>	Operating junction temperature	-40		125	°C

- (1) All capacitor values are assumed to derate to 50% of the nominal capacitor value. Maintain an effective output capacitance of 1 μF minimum for stability.

### 5.4 Thermal Information

THERMAL METRIC (2) (1)		Legacy Chip	New Chip	UNIT
		DBV (SOT23-5)	DBV (SOT23-5)	
		5 PINS	5 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	205.4	178.6	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	78.8	77.9	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	46.7	47.2	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	8.3	15.9	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	46.3	46.9	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.
- (2) Thermal performance results are based on the JEDEC standard of 2s2p PCB configuration. These thermal metric parameters can be further improved by 35-55% based on thermally optimized PCB layout designs. See the analysis of the [Impact of board layout on LDO thermal performance](#) application report.

### 5.5 Electrical Characteristics

specified at T<sub>J</sub> = 25°C, V<sub>IN</sub> = V<sub>OUT(nom)</sub> + 1.0 V or V<sub>IN</sub> = 2.5 V (whichever is greater), I<sub>OUT</sub> = 1 mA, V<sub>ON/OFF</sub> = 2 V, C<sub>IN</sub> = 1.0 μF, and C<sub>OUT</sub> = 2.2 μF (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
ΔV <sub>OUT</sub>	Output voltage tolerance	I <sub>L</sub> = 1mA	Legacy chip (standard grade)	-1.0		1.0	%
			Legacy chip (A grade)	-0.5		0.5	
			New chip	-0.5		0.5	
		1 mA ≤ I <sub>L</sub> ≤ 50 mA	Legacy chip (standard grade)	-1.5		1.5	
			Legacy chip (A grade)	-0.75		0.75	
			New chip	-0.5		0.5	
		1 mA ≤ I <sub>L</sub> ≤ 50 mA, -40°C ≤ T <sub>J</sub> ≤ 125°C	Legacy chip (standard grade)	-3.5		3.5	
			Legacy chip (A grade)	-2.5		2.5	
			New chip	-1.0		1.0	
ΔV <sub>OUT(ΔVIN)</sub>	Line regulation	V <sub>O(NOM)</sub> + 1 V ≤ V <sub>IN</sub> ≤ 16 V	Legacy chip	0.007		0.014	%V
			New chip	0.002		0.014	
		V <sub>O(NOM)</sub> + 1 V ≤ V <sub>IN</sub> ≤ 16 V, -40°C ≤ T <sub>J</sub> ≤ 125°C	Legacy chip	0.007		0.032	
			New chip	0.002		0.032	

## 5.5 Electrical Characteristics (続き)

specified at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(nom)} + 1.0\text{ V}$  or  $V_{IN} = 2.5\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ ,  $V_{ON/OFF} = 2\text{ V}$ ,  $C_{IN} = 1.0\text{ }\mu\text{F}$ , and  $C_{OUT} = 2.2\text{ }\mu\text{F}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT			
$V_{IN} - V_{OUT}$	Dropout voltage <sup>(1)</sup>	$I_{OUT} = 0\text{ mA}$	Legacy chip		1	3	mV			
			New chip		1	2.75				
		$I_{OUT} = 0\text{ mA}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip					5		
			New chip					3		
		$I_{OUT} = 1\text{ mA}$	Legacy chip					7	10	
			New chip					11.5	14	
		$I_{OUT} = 1\text{ mA}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip						15	
			New chip						17	
		$I_{OUT} = 10\text{ mA}$	Legacy chip						40	60
			New chip						98	115
		$I_{OUT} = 10\text{ mA}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip							90
			New chip							148
		$I_{OUT} = 50\text{ mA}$	Legacy chip						120	150
			New chip						120	145
$I_{OUT} = 50\text{ mA}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip						225			
	New chip						184			
$I_{GND}$	GND pin current	$I_{OUT} = 0\text{ mA}$	Legacy chip			65	95	uA		
			New chip			69	95			
		$I_{OUT} = 0\text{ mA}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip				65		125	
			New chip						120	
		$I_{OUT} = 1\text{ mA}$	Legacy chip				75		110	
			New chip				78		110	
		$I_{OUT} = 1\text{ mA}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip						170	
			New chip						140	
		$I_{OUT} = 10\text{ mA}$	Legacy chip				120		220	
			New chip				175		210	
		$I_{OUT} = 10\text{ mA}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip						400	
			New chip						250	
		$I_{OUT} = 50\text{ mA}$	Legacy chip				350		600	
			New chip				380		440	
$I_{OUT} = 50\text{ mA}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip					900				
	New chip					650				
$V_{ON/OFF} < 0.18\text{ V}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip				0	1				
	New chip				1.12	2.25				
$V_{UVLO+}$	Rising bias supply UVLO	$V_{IN}$ rising, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$			2.2	2.4	V			
$V_{UVLO-}$	Falling bias supply UVLO	$V_{IN}$ falling, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	New chip		1.9	2.07				
$V_{UVLO(HYST)}$	UVLO hysteresis	$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$			0.130					
$I_{O(SC)}$	Short output current	$R_L = 0\text{ }\Omega$ (steady state)	Legacy chip			150	mA			
			New chip			150				
$I_{O(PK)}$	Peak output current	$V_{OUT} \geq V_{O(NOM)} - 5\%$ (steady state)	Legacy chip			110		150		
			New chip			110		150		

## 5.5 Electrical Characteristics (続き)


specified at  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(nom)} + 1.0\text{ V}$  or  $V_{IN} = 2.5\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ ,  $V_{ON/OFF} = 2\text{ V}$ ,  $C_{IN} = 1.0\ \mu\text{F}$ , and  $C_{OUT} = 2.2\ \mu\text{F}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{ON/OFF}$	ON/OFF input voltage	Low = Output OFF, $V_{OUT} + 1 \leq V_{IN} \leq 16\text{ V}$ , $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip	0.55	0.18	V
			New chip		0.15	
		High = Output ON, $V_{OUT} + 1 \leq V_{IN} \leq 16\text{ V}$ , $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip	1.6	1.4	
			New chip	1.6		
$I_{ON/OFF}$	ON/OFF input current	$V_{ON/OFF} = 0\text{ V}$ , $V_{OUT} + 1 \leq V_{IN} \leq 16\text{ V}$ , $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip	0	-1	uA
			New chip		-0.9	
		$V_{ON/OFF} = 5\text{ V}$ , $V_{OUT} + 1 \leq V_{IN} \leq 16\text{ V}$ , $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip	5	15	
			New chip		2.20	
$\Delta V_O/\Delta V_{IN}$	Ripple rejection	$f = 1\text{ kHz}$ , $C_{OUT} = 10\ \mu\text{F}$	Legacy chip	63	dB	
		$f = 1\text{ kHz}$ , $C_{OUT} = 10\ \mu\text{F}$	New chip	75		
		$f = 100\text{ kHz}$ , $I_{LOAD} = 50\text{ mA}$	New chip	45		
$V_n$	Output noise voltage	Bandwidth = 300 Hz to 50 kHz, $C_{OUT} = 10\ \mu\text{F}$ , $V_{OUT} = 3.3\text{ V}$ , $I_{LOAD} = 50\text{ mA}$	Legacy chip	160	$\mu\text{VRMS}$	
		Bandwidth = 300 Hz to 50 kHz, $C_{OUT} = 2.2\ \mu\text{F}$ , $V_{OUT} = 3.3\text{ V}$ , $I_{LOAD} = 50\text{ mA}$	New chip	140		
		Bandwidth = 10 Hz to 100 kHz, $C_{OUT} = 2.2\ \mu\text{F}$ , $V_{OUT} = 3.3\text{ V}$ , $I_{LOAD} = 50\text{ mA}$	New chip	50		
$T_{sd+}$	Thermal shutdown threshold	Shutdown, temperature increasing	New chip	170	$^\circ\text{C}$	
$T_{sd-}$		Reset, temperature decreasing		150		


- (1) Dropout voltage ( $V_{DO}$ ) is defined as the input-to-output differential at which the output voltage drops 100 mV below the value measured with a 1-V differential.  $V_{DO}$  is measured with  $V_{IN} = V_{OUT(nom)} - 100\text{ mV}$  for fixed output devices.

## 5.6 Typical Characteristics


at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$  or  $2.5\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ , ON/OFF pin tied to  $V_{IN}$ ,  $C_{IN} = 1.0\text{ }\mu\text{F}$ ,  $C_{OUT} = 2.2\text{ }\mu\text{F}$  for the legacy chip, and  $C_{OUT} = 4.7\text{ }\mu\text{F}$  for the new chip (unless otherwise noted)




5-1. Output Voltage vs Temperature (Legacy Chip)




5-2. Output Voltage vs Temperature (New Chip)




5-3. Output Voltage vs  $V_{IN}$  (Legacy Chip)



5-4. Output Voltage vs  $V_{IN}$  (New Chip)



5-5. Dropout Voltage vs  $V_{IN}$  (New Chip)



5-6. Dropout Voltage vs  $V_{IN}$  and Temperature (New Chip)

### 5.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(\text{NOM})} + 1.0\text{ V}$  or  $2.5\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ , ON/OFF pin tied to  $V_{IN}$ ,  $C_{IN} = 1.0\text{ }\mu\text{F}$ ,  $C_{OUT} = 2.2\text{ }\mu\text{F}$  for the legacy chip, and  $C_{OUT} = 4.7\text{ }\mu\text{F}$  for the new chip (unless otherwise noted)




图 5-7. Dropout Voltage vs Temperature (Legacy Chip)




图 5-8. Dropout Voltage vs Temperature (New Chip)




图 5-9. Dropout Voltage vs Load Current (Legacy Chip)




图 5-10. Dropout Voltage vs Load Current (New Chip)




图 5-11. Ground Pin Current vs Temperature (Legacy Chip)




图 5-12. Ground Pin Current vs Temperature (New Chip)

### 5.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$  or  $2.5\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ , ON/OFF pin tied to  $V_{IN}$ ,  $C_{IN} = 1.0\text{ }\mu\text{F}$ ,  $C_{OUT} = 2.2\text{ }\mu\text{F}$  for the legacy chip, and  $C_{OUT} = 4.7\text{ }\mu\text{F}$  for the new chip (unless otherwise noted)




图 5-13. Ground Pin Current vs Load Current (Legacy Chip)




图 5-14. Ground Pin Current vs Load Current (New Chip)




图 5-15. Input Current vs  $V_{IN}$  (Legacy Chip)




图 5-16. Input Current vs Input Voltage (New Chip)




图 5-17. Short-Circuit Current vs Time (Legacy Chip)




图 5-18. Short-Circuit Current vs Time (New Chip)

### 5.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$  or  $2.5\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ , ON/OFF pin tied to  $V_{IN}$ ,  $C_{IN} = 1.0\text{ }\mu\text{F}$ ,  $C_{OUT} = 2.2\text{ }\mu\text{F}$  for the legacy chip, and  $C_{OUT} = 4.7\text{ }\mu\text{F}$  for the new chip (unless otherwise noted)




图 5-19. Short-Circuit Current vs Temperature (Legacy Chip)




图 5-20. Short-Circuit Current vs Temperature (New Chip)




图 5-21. Short-Circuit Current vs Time (Legacy Chip)




图 5-22. Short-Circuit Current vs Time (New Chip)




图 5-23. Output Impedance vs Frequency (Legacy Chip)




图 5-24. Output Impedance vs Frequency (Legacy Chip)

### 5.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(\text{NOM})} + 1.0\text{ V}$  or  $2.5\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ , ON/OFF pin tied to  $V_{IN}$ ,  $C_{IN} = 1.0\text{ }\mu\text{F}$ ,  $C_{OUT} = 2.2\text{ }\mu\text{F}$  for the legacy chip, and  $C_{OUT} = 4.7\text{ }\mu\text{F}$  for the new chip (unless otherwise noted)




Figure 5-25. Output Noise Density (Legacy Chip)




Figure 5-26. Output Noise Density vs  $C_{OUT}$  (New Chip)




Figure 5-27. Output Noise Density vs  $I_{OUT}$  (New Chip)




Figure 5-28. Ripple Rejection (Legacy Chip)




Figure 5-29. Ripple Rejection vs  $C_{OUT}$  (New Chip)




Figure 5-30. Ripple Rejection vs  $I_{OUT}$  (New Chip)

### 5.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(\text{NOM})} + 1.0\text{ V}$  or  $2.5\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ , ON/OFF pin tied to  $V_{IN}$ ,  $C_{IN} = 1.0\text{ }\mu\text{F}$ ,  $C_{OUT} = 2.2\text{ }\mu\text{F}$  for the legacy chip, and  $C_{OUT} = 4.7\text{ }\mu\text{F}$  for the new chip (unless otherwise noted)




图 5-31. Input to Output Leakage vs Temperature (Legacy Chip)




图 5-32. Output Reverse Leakage vs Temperature (Legacy Chip)




图 5-33. Output Reverse Leakage vs Temperature (New Chip)




图 5-34. Turn-On Waveform (Legacy Chip)




图 5-35. Turn-On Waveform (New Chip)






图 5-36. Turnoff Waveform (Legacy Chip)

### 5.6 Typical Characteristics (continued)


at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$  or  $2.5\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ ,  $\text{ON}/\overline{\text{OFF}}$  pin tied to  $V_{IN}$ ,  $C_{IN} = 1.0\ \mu\text{F}$ ,  $C_{OUT} = 2.2\ \mu\text{F}$  for the legacy chip, and  $C_{OUT} = 4.7\ \mu\text{F}$  for the new chip (unless otherwise noted)




5-37. Turnoff Waveform (New Chip)



5-38.  $\text{ON}/\overline{\text{OFF}}$  Pin Current vs  $V_{\text{ON}/\overline{\text{OFF}}}$  (Legacy Chip)



5-39.  $\text{ON}/\overline{\text{OFF}}$  Pin Current vs  $V_{\text{ON}/\overline{\text{OFF}}}$  (New Chip)



5-40.  $\text{ON}/\overline{\text{OFF}}$  Pin Current vs  $V_{\text{ON}/\overline{\text{OFF}}}$  (New Chip)


## 6 Detailed Description

### 6.1 Overview

The LP2980-N is a fixed-output, low-noise, high PSRR, low-dropout regulator that offers exceptional, cost-effective performance for both portable and nonportable applications. The LP2980-N has an output tolerance of 1% across line, load, and temperature variation (for the new chip) and is capable of delivering 50 mA of continuous load current.

This device features integrated overcurrent protection, thermal shutdown, output enable, and internal output pulldown and has a built-in soft-start mechanism for controlled inrush current. This device delivers excellent line and load transient performance. The operating ambient temperature range of the device is  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

### 6.2 Functional Block Diagram



### 6.3 Feature Description

#### 6.3.1 Output Enable

The ON/ $\overline{\text{OFF}}$  pin for the device is an active-high pin. The output voltage is enabled when the voltage of the ON/ $\overline{\text{OFF}}$  pin is greater than the high-level input voltage of the ON/ $\overline{\text{OFF}}$  pin and disabled when the ON/ $\overline{\text{OFF}}$  pin voltage is less than the low-level input voltage of the ON/ $\overline{\text{OFF}}$  pin. If independent control of the output voltage is not needed, connect the ON/ $\overline{\text{OFF}}$  pin to the input of the device.

For the new chip, the device has an internal pulldown circuit that activates when the device is disabled by pulling the ON/ $\overline{\text{OFF}}$  pin voltage lower than the low-level input voltage of the ON/ $\overline{\text{OFF}}$  pin to actively discharge the output voltage.

#### 6.3.2 Dropout Voltage

Dropout voltage ( $V_{\text{DO}}$ ) is defined as the input voltage minus the output voltage ( $V_{\text{IN}} - V_{\text{OUT}}$ ) at the rated output current ( $I_{\text{RATED}}$ ), where the pass transistor is fully on.  $I_{\text{RATED}}$  is the maximum  $I_{\text{OUT}}$  listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ( $R_{\text{DS(ON)}}$ ) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the  $R_{\text{DS(ON)}}$  of the device.

$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}} \quad (1)$$

### 6.3.3 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit ( $I_{CL}$ ).  $I_{CL}$  is listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{CL}]$ . If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the [Know Your Limits application note](#).

Figure 6-1 shows a diagram of the current limit.




Figure 6-1. Current Limit

### 6.3.4 Undervoltage Lockout (UVLO)

For the new chip, the device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the *Electrical Characteristics* table.

### 6.3.5 Output Pulldown

The new chip has an output pulldown circuit. The output pulldown activates in the following conditions:

- When the device is disabled ( $V_{ON/OFF} < V_{ON/OFF(LOW)}$ )
- If  $1.0\text{ V} < V_{IN} < V_{UVLO}$

Do not rely on the output pulldown circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can flow from the output to the input. This reverse current flow can cause damage to the device. See the [Reverse Current](#) section for more details.

### 6.3.6 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature ( $T_J$ ) of the pass transistor rises to  $T_{SD(shutdown)}$  (typical). Thermal shutdown hysteresis makes sure that the device resets (turns on) when the temperature falls to  $T_{SD(reset)}$  (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device can cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start up can be high from large  $V_{IN} - V_{OUT}$  voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start-up completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

## 6.4 Device Functional Modes

### 6.4.1 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage ( $V_{OUT(nom)} + V_{DO}$ )
- The output current is less than the current limit ( $I_{OUT} < I_{CL}$ )
- The device junction temperature is less than the thermal shutdown temperature ( $T_J < T_{SD}$ )
- The ON/OFF voltage has previously exceeded the ON/OFF rising threshold voltage and has not yet decreased to less than the enable falling threshold

### 6.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout,  $V_{IN} < V_{OUT(NOM)} + V_{DO}$ , directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ( $V_{OUT(NOM)} + V_{DO}$ ), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

### 6.4.3 Disabled

The output of the device can be shutdown by forcing the voltage of the ON/OFF pin to less than the maximum ON/OFF pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.

## 7 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 7.1 Application Information

#### 7.1.1 Recommended Capacitor Types

This section describes the recommended capacitors for both the new chip and the legacy chip.

##### 7.1.1.1 Recommended Capacitors for the Legacy Chip

The ESR of a good-quality tantalum capacitor is almost directly centered in the middle of the *stable* range of the ESR curve (approximately  $0.5 \Omega$ – $1 \Omega$ ). The temperature stability of tantalum capacitors is typically very good, with a total variation of only approximately 2:1 over the temperature range of  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$  (ESR increases at colder temperatures). Avoid off-brand capacitors because some poor-quality tantalum capacitors are available with ESR values greater than  $10 \Omega$ , which usually causes oscillation problems. One caution regarding tantalum capacitors is that if used on the input, the ESR is low enough to be destroyed by a surge current if the capacitor is powered up from a low impedance source (such as a battery) that has no limit on inrush current. In this case, use a ceramic input capacitor that does not have this problem.

Ceramic capacitors are generally larger and more costly than tantalum capacitors for a given amount of capacitance. These capacitors also have a very low ESR that is quite stable with temperature. However, the ESR of a ceramic capacitor is typically low enough to make an LDO oscillate. A  $2.2\text{-}\mu\text{F}$  ceramic capacitor demonstrated an ESR of approximately  $15 \text{ m}\Omega$  when tested. If used as an output capacitor, this ESR can cause instability (see the ESR curves in the [Typical Characteristics](#) section). If a ceramic capacitor is used on the output of an LDO, place a small resistor (approximately  $1 \Omega$ ) in series with the capacitor. If used as an input capacitor, no resistor is needed because there is no requirement for ESR on capacitors used on the input.

##### 7.1.1.2 Recommended Capacitors for the New Chip

The new chip is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas using Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors listed in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

#### 7.1.2 Input and Output Capacitor Requirements

For the legacy chip, an input capacitor ( $C_{\text{IN}}$ )  $\geq 1 \mu\text{F}$  is required (the amount of capacitance can be increased without limit). Any good-quality tantalum or ceramic capacitor can be used. The capacitor must be located no more than half an inch from the input pin and returned to a clean analog ground.

For the new chip, although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than  $0.5 \Omega$ . A higher value capacitor can be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

Dynamic performance of the device is improved with the use of an output capacitor. Use an output capacitor within the range specified in the *Recommended Operating Conditions* table for stability.

### 7.1.3 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi ( $\Psi$ ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter ( $\psi_{JT}$ ) and junction-to-board characterization parameter ( $\psi_{JB}$ ). These parameters provide two methods for calculating the junction temperature ( $T_J$ ), as described in the following equations. Use the junction-to-top characterization parameter ( $\psi_{JT}$ ) with the temperature at the center-top of device package ( $T_T$ ) to calculate the junction temperature. Use the junction-to-board characterization parameter ( $\psi_{JB}$ ) with the PCB surface temperature 1 mm from the device package ( $T_B$ ) to calculate the junction temperature.

$$T_J = T_T + \psi_{JT} \times P_D \quad (2)$$

where:

- $P_D$  is the dissipated power
- $T_T$  is the temperature at the center-top of the device package

$$T_J = T_B + \psi_{JB} \times P_D \quad (3)$$

where:

- $T_B$  is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the [Semiconductor and IC Package Thermal Metrics application note](#).

### 7.1.4 Power Dissipation ( $P_D$ )

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation ( $P_D$ ).

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (4)$$

**注**

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature ( $T_A$ ) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ( $R_{\theta JA}$ ) of the combined PCB and device package and the temperature of the ambient air ( $T_A$ ).

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad (5)$$

Thermal resistance ( $R_{\theta JA}$ ) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance. As mentioned in the [An empirical analysis of the impact of board layout on LDO thermal performance application note](#),  $R_{\theta JA}$  can be improved by 35% to 55% compared to the *Thermal Information* table value with the PCB board layout optimization.

### 7.1.5 Reverse Current


Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of  $V_{OUT} \leq V_{IN} + 0.3 \text{ V}$ .

- If the device has a large  $C_{OUT}$  and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, use external protection to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.


☒ 7-1 shows one approach for protecting the device.



☒ 7-1. Example Circuit for Reverse Current Protection Using a Schottky Diode

## 7.2 Typical Application

☒ 7-2 shows the standard usage of the LP2980-N as a low-dropout regulator.



NOTE: Do not make connections to NC pin.

☒ 7-2. LP2980-N Typical Application

### 7.2.1 Design Requirements

For this design, use the minimum  $C_{OUT}$  value for stability (which can be increased without limit for improved stability and transient response). The ON/OFF pin must be actively terminated. Connect this pin to  $V_{IN}$  if the shutdown feature is not used.

For the new chip, 表 7-1 summarizes the design requirements for 図 7-2.

**表 7-1. Design Parameter**

PARAMETER	DESIGN REQUIREMENT
Input voltage	12 V
Output voltage	3.3 V
Output current	50 mA

### 7.2.2 Detailed Design Procedure

#### 7.2.2.1 ON/OFF Input Operation

The LP2980-N is shut off by driving the ON/OFF input low, and turned on by pulling the ON/OFF input high. If this feature is not used, the ON/OFF input must be tied to  $V_{IN}$  to keep the regulator output on at all times (the ON/OFF input must not be left floating).

To provide proper operation, the signal source used to drive the ON/OFF input must be able to swing above and below the specified turn-on and turn-off voltage thresholds that specify an ON or OFF state (see the *Electrical Characteristics* table).

For the legacy chip, the turn-on (and turn-off) voltage signals applied to the ON/OFF input must have a slew rate greater than 40 mV/ $\mu$ s.

For the new chip, there is no restriction on the slew rate of the voltage signals applied to the ON/OFF input. Both fast and slow ramping voltage signals can be used to drive the ON/OFF pin.

---


注

For the legacy chip only, the ON/OFF function does not operate correctly if a slow-moving signal is used to drive the ON/OFF input.

---

### 7.2.3 Application Curves

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$  or  $2.5\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ , ON/OFF pin tied to  $V_{IN}$ ,  $C_{IN} = 1.0\text{ }\mu\text{F}$ , and  $C_{OUT} = 4.7\text{ }\mu\text{F}$  (unless otherwise noted)



## 7.3 Power Supply Recommendations


A power supply can be used at the input voltage within the ranges given in the *Recommended Operating Conditions* table.

## 7.4 Layout

### 7.4.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitors, and to the LDO ground pin as close as possible to each other, connected by a wide, component-side, copper surface. Using vias and long traces to create LDO circuit connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability. Use a ground reference plane that is either embedded in the PCB or located on the bottom side of the PCB opposite the components. This reference plane provides accuracy of the output voltage, shields noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device. In most applications, this ground plane is necessary to meet thermal requirements.

### 7.4.2 Layout Example



☒ 7-7. LP2980-N Layout Example

## 8 Device and Documentation Support

### 8.1 Device Support

#### 8.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

### 8.2 Device Nomenclature

表 8-1. Available Options<sup>(1)</sup>

PRODUCT	V <sub>OUT</sub>
LP2980cxxxzX-y.y/NOPB Legacy chip	c is the accuracy specification. xxx is the package designator. z is the package quantity. X is for a large-quantity reel and non-X is for a small-quantity reel. y.y is the nominal output voltage (for example, 3.3 = 3.3 V; 5.0 = 5.0 V).
LP2980AxxxxX-y.y/M3 New chip	A is for higher accuracy and non-A is for standard grade. xxx is the package designator. z is the package quantity. X is for a large-quantity reel and non-X is for a small-quantity reel. y.y is the nominal output voltage (for example, 3.3 = 3.3 V; 5.0 = 5.0 V). M3 is a suffix designator for newer chip redesigns, fabricated on the latest TI process technology.

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at [www.ti.com](http://www.ti.com).

### 8.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 8.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

### 8.5 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 8.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 8.7 用語集

#### テキサス・インスツルメンツ用語集

この用語集には、用語や略語の一覧および定義が記載されています。

## 9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision P (August 2016) to Revision Q (November 2023)	Page
ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....	1
現在のファミリのフォーマットに合わせてドキュメント全体を変更.....	1
ドキュメントに M3 デバイスを追加.....	1
Updated <i>Absolute Maximum Ratings, Recommended Operating Conditions, Electrical Characteristics and Thermal Information</i> for M3-suffix(new chip).....	4
Added <i>Device Nomenclature</i> section.....	24

Changes from Revision O (June 2015) to Revision P (August 2016)	Page
「概要」の細かい表現を明確化のため変更 .....	1
Changed "...an output tolerance of %..." to "...an initial output voltage tolerance of $\pm 0.5\%$ ..." .....	14
Deleted "Very high accuracy 1.23-V reference" .....	14
Changed "150 mA" to "50 mA" to correct typo from reformat (2 places).....	14
Changed "...only 1 $\mu\text{A}$ " to "...less than 1 $\mu\text{A}$ ".....	14
Changed "... pulled low" to "...pulled to less than 0.18 V" .....	14

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP2980AIM5-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L0NA	<a href="#">Samples</a>
LP2980AIM5-3.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L02A	<a href="#">Samples</a>
LP2980AIM5-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L00A	<a href="#">Samples</a>
LP2980AIM5-4.7/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L37A	<a href="#">Samples</a>
LP2980AIM5-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L01A	<a href="#">Samples</a>
LP2980AIM5X-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L0NA	<a href="#">Samples</a>
LP2980AIM5X-3.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L02A	<a href="#">Samples</a>
LP2980AIM5X-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L00A	<a href="#">Samples</a>
LP2980AIM5X-4.7/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L37A	<a href="#">Samples</a>
LP2980AIM5X-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L01A	<a href="#">Samples</a>
LP2980IM5-2.5/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L0NB	<a href="#">Samples</a>
LP2980IM5-3.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	L02B	<a href="#">Samples</a>
LP2980IM5-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	L00B	<a href="#">Samples</a>
LP2980IM5-3.8/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L21B	<a href="#">Samples</a>
LP2980IM5-4.7/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L37B	<a href="#">Samples</a>
LP2980IM5-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	L01B	<a href="#">Samples</a>
LP2980IM5X-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L0NB	<a href="#">Samples</a>
LP2980IM5X-3.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	L02B	<a href="#">Samples</a>
LP2980IM5X-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	L00B	<a href="#">Samples</a>
LP2980IM5X-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	L01B	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of  $\leq 1000$ ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2980AIM5-2.5/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5-3.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5-3.3/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5-4.7/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5-5.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5X-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5X-3.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5X-3.3/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5X-4.7/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-2.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-3.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-3.3/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-3.8/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-4.7/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-5.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2980IM5-5.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5X-2.5/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5X-3.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5X-3.3/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5X-5.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2980AIM5-2.5/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2980AIM5-3.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2980AIM5-3.3/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2980AIM5-4.7/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2980AIM5-5.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2980AIM5X-2.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980AIM5X-3.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2980AIM5X-3.3/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2980AIM5X-4.7/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2980IM5-2.5/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2980IM5-3.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2980IM5-3.3/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2980IM5-3.8/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2980IM5-4.7/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2980IM5-5.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2980IM5-5.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2980IM5X-2.5/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0

---

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2980IM5X-3.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2980IM5X-3.3/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2980IM5X-5.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0




# EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/J 02/2024

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/J 02/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated